- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384023 > TMX320C6201 (Texas Instruments, Inc.) Digital Signal Processors(1600MIPS at 200MHz，8個功能單元并行操作的DSP) PDF資料下載
參數(shù)資料
| 型號： | TMX320C6201 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Digital Signal Processors(1600MIPS at 200MHz，8個功能單元并行操作的DSP) |
| 中文描述： | 數(shù)字信號處理器（1600MIPS在200MHz，8個功能單元并行操作的數(shù)字信號處理器） |
| 文件頁數(shù)： | 22/72頁 |
| 文件大?。?/td> | 1552K |
| 代理商： | TMX320C6201 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
TMX320C6201
DIGITAL SIGNAL PROCESSOR
SPRS051B – JANUARY 1997 – REVISED JUNE 1997
22
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
memory-mapped registers – EMIF
Table 5. EMIF Memory-Mapped Registers
BITS
31–24
FIELD
DESCRIPTION
EMIF
Gl b l
Global
Control
Register
RSV
Reserved
23
AXRDY
Value of AXRDY input pin (reserved in the initial TMX320C6201 release)
22
HOLDA
Value of HOLDA output pin
21
EXT_ACK
Indicates external controller cycle acknowledged
20
EXT_SEL
Indicates external controller cycle in progress
19
PMC_SEL
Indicates that EMIF has accepted data transfer request from PMC
18
PMC_ACK
Indicates that EMIF is completing transfer between PMC and external memory
17
DMC_SEL
Indicates that EMIF has accepted data-transfer request from DMC
16
DMC_ACK
Indicates that DMC being serviced by EMIF
15
DMA_SEL
Indicates that EMIF has accepted data-transfer request from DMA
14
DMA_ACK
Indicates that DMA is being serviced by EMIF
13
ADR_RES
Indicates request to EMIF with invalid address (latched until reset)
12
ADR_LAT
Indicates request to EMIF with invalid address (latched until read)
11
PMC_ADR
Indicates PMC as the source of EMIF request with invalid address
10
DMC_ADR
Indicates DMC as the source of EMIF request with invalid address
9
DMA_ADR
Indicates DMA as the source of EMIF request with invalid address
8
SDRAM_INIT
Indicates SDRAM in process of being initialized by the DSP
7–3
RSV
Reserved
Assigns CE2 space to external controller cycles, overriding normal memory type
Assigns CE0 space to external controller cycles, overriding normal memory type
2
XCE2
1
XCE0
0
RESET
Initializes EMIF to its reset state
The type of memory assigned to external spaces CE0 and CE2 is set initially during reset by selected DC pins.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMX320C6205GHK200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205GHKA200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205ZHK200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205ZHKA200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6205GHK200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320C6201BGJC31 | 制造商:Rochester Electronics LLC 功能描述:320C6201B 352PIN GJC REV3.1 35MM - Bulk |
| TMX320C6201BGJL31 | 制造商:Texas Instruments 功能描述: |
| TMX320C6201GDP167 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6201GFN100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6201GFN167 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。