![](http://datasheet.mmic.net.cn/Texas-Instruments/TMS470R1A384PZQ_datasheet_99827/TMS470R1A384PZQ_20.png)
Direct Memory Access (DMA)
SPNS110E – AUGUST 2005 – REVISED MAY 2008 ......................................................................................................................................................... www.ti.com
The DMA controller transfers data to and from any specified location in the A384 memory map (except for
restricted memory locations like the system control registers area). The DMA manages up to 16 channels, and
supports data transfer for both on-chip and off-chip memories and peripherals. The DMA controller is connected
to both the CPU and peripheral buses, enabling these data transfers to occur in parallel with CPU activity and,
thus, maximizing overall system performance.
Although the DMA controller has two possible configurations for the A384 device, the DMA controller
configuration is 32 control packets and 16 channels.
For the A384 DMA request hardwired configuration, see
Table 5.Table 5. DMA Request Lines Connections(1)
MODULES
DMA REQUEST INTERRUPT SOURCES
DMA CHANNEL
EBM
Expansion bus DMA request
EBDMAREQ0
DMAREQ[0]
SPI1
SPI1 end-receive
SPI1DMA0
DMAREQ[1]
SPI1
SPI1 end-transmit
SPI1DMA1
DMAREQ[2]
I2C1
I2C1 read
I2C1DMA0
DMAREQ[3]
SCI1
SCI1 end-receive
SCI1DMA0
DMAREQ[4]
SCI1
SCI1 end-transmit
SCI1DMA1
DMAREQ[5]
I2C1
I2C1 write
I2C1DMA1
DMAREQ[6]
SPI2
SPI2 end-receive
SPI2DMA0
DMAREQ[7]
SPI2
SPI2 end-transmit
SPI2DMA1
DMAREQ[8]
I2C2/C2SIb
I2C2 read/C2SIb end-receive
I2C2DMA0/C2SIDMA0
DMAREQ[9]
I2C2/C2SIb
I2C2 write/C2SIb end-transmit
I2C2DMA1/C2SIDMA1
DMAREQ[10]
I2C3
I2C3 read
I2C3DMA0
DMAREQ[11]
I2C3
I2C3 write
I2C3DMA1
DMAREQ[12]
Reserved
DMAREQ[13]
SCI2/SPI3
SCI2 end-receive
SCI2DMA0
DMAREQ[14]
SCI2/SPI3
SCI2 end-transmit
SCI2DMA1
DMAREQ[15]
(1)
For DMA channels with more than one assigned request source (I2C2/C2SIb), only one of the sources listed can be the DMA request
generator in a given application. The device has software control to ensure that there are no conflicts between requesting modules.
Each channel has two control packets attached to it, allowing the DMA to continuously load RAM and generate
periodic interrupts so that the data can be read by the CPU. The control packets allow for the interrupt enable,
and the channels determine the priority level of the interrupt.
DMA transfers occur in one of two modes:
Non-request mode (used when transferring from memory to memory)
Request mode (used when transferring from memory to peripheral)
For more detailed functional information on the DMA controller, see the TMS470R1x Direct Memory Access
(DMA) Controller Reference Guide (literature number SPNU194).
20
Copyright 2005–2008, Texas Instruments Incorporated