參數(shù)資料
型號(hào): TMS320LC545
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: Digital Signal Processors(20/25ns指令周期, 高性能,大并行度,特殊指令集可有效實(shí)現(xiàn)多種復(fù)雜算法及應(yīng)用的DSP)
中文描述: 數(shù)字信號(hào)處理器(20/25ns指令周期,高性能,大并行度,特殊指令集可有效實(shí)現(xiàn)多種復(fù)雜算法及應(yīng)用的數(shù)字信號(hào)處理器)
文件頁數(shù): 38/107頁
文件大?。?/td> 2149K
代理商: TMS320LC545
TMS320C54x, TMS320LC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039A – FEBRUARY 1996 – REVISED JULY 1997
35
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
switching mode from one PLL multiplier to another (continued)
Also, note that a direct switch between divide-by-two mode and divide-by-four mode is not possible. To switch
between these two modes, the clock generator must first be set to PLL mode with an integer-only
(non-fractional) multiplier ratio, and then set back to DIV mode in the desired divider configuration (see previous
sections for details on switching between DIV and PLL modes).
The following software example shows a code sequence that can be used to switch clock mode from PLL
×
X
to PLL
×
1.
STM
LDM
AND
BC
STM
#0b, CLKMD
CLKMD, A
#01b, A
TstStatu, ANEQ
#0000001111101111b, CLKMD
;switch to DIV mode
TstStatu:
;poll STATUS bit
;switch to PLL
1 mode
programmable clock generator operation immediately following reset
Immediately following reset, the operating mode of the clock generator is determined only on the basis of the
CLKMD1/2/3 pin state as described in Table 7. All but two of these operating modes are ’divide-by-two with
external source’. Switching from divide-by-two to a PLL mode can easily be accomplished by changing the
CLKMD register contents. Note that if use of the internal oscillator is desired, either the 100 or the 111 state of
the CLKMD1–CLKMD3 pins must be selected at reset (as shown in Table 7) since the internal oscillator cannot
be programmed through software.
The following software example shows an instruction that can be used to switch from divide-by-two mode to
the PLL
3 mode.
STM
#0010000101001111b, CLKMD
considerations when using IDLE1/IDLE2/IDLE3
When using one of the IDLE instructions to reduce power requirements, proper management of the PLL is
important. The clock generator consumes the least power when operating in DIV mode with the PLL disabled.
Therefore, if power dissipation is a significant consideration, it is desirable to switch from PLL to DIV mode, and
disable the PLL, before executing the IDLE1/IDLE2/IDLE3 instructions. This is accomplished as explained
above in the section describing switching clock mode from PLL to DIV. After waking up from
IDLE1/IDLE2/IDLE3, the clock generator can be reprogrammed to PLL mode as explained above in the section
describing switching clock mode from DIV to PLL.
Note that when the PLL is stopped during an IDLE state, and the ’54x device is restarted and the clock generator
is switched back to PLL mode, the PLL lockup delay occurs in the same manner as in a normal device startup.
Therefore, in this case, the lockup delay must also be accounted for, either externally or by using the PLL lockup
counter timer.
The following software example illustrates a code sequence that switches the clock generator from PLL
mode to divide-by-two mode, turns off the PLL, and enters IDLE3. After waking up from IDLE3, the clock
generator is switched back from DIV mode to PLL
3 mode using a single STM instruction, with a PLLCOUNT
of 64 (decimal) used for the lock timer value.
3
A
相關(guān)PDF資料
PDF描述
TMS320LC546 Digital Signal Processors(20/25ns指令周期, 高性能,大并行度,特殊指令集可有效實(shí)現(xiàn)多種復(fù)雜算法及應(yīng)用的DSP)
TMS320LC57S Digital Signal Processors(35/50ns指令周期,并行邏輯單元,可編程PLL,全雙工同步串行口的DSP)
TMS320UVC5409 Fixed-Point Digital Signal Processor(定點(diǎn)DSP)
TMS320VC203 Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關(guān)斷,先進(jìn)的外圍,多種PLL可選)
TN-83 MICROWAVE NOISE TUBES & NOISE SOURCES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320LC545APBK-50 功能描述:IC FIXED POINT DSP 128-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C54x 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
TMS320LC545APBK-66 功能描述:IC FIXED POINT DSP 128-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C54x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320LC546APZ-50 功能描述:IC FIXED POINT DSP 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C54x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320LC546APZ-66 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMS320LC548GGU-66 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT