參數(shù)資料
型號: TMS320LC542-50
元件分類: 數(shù)字信號處理
英文描述: Digital Signal Processor
中文描述: 數(shù)字信號處理器
文件頁數(shù): 86/111頁
文件大?。?/td> 1426K
代理商: TMS320LC542-50
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
86
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
reset, BIO, interrupt, and
MP/MC timings
timing requirements for reset, interrupt, BIO, and MP/MC [H = 0.5 t
c(CO)
]
(see Figure 26, Figure 27,
and Figure 28)
’C54x-40
’LC54x-40
’LC54x-50
’54x-66
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
th(RS)
th(BIO)
th(INT)
th(MPMC)
tw(RSL)
tw(BIO)S
tw(BIO)A
tw(INTH)S
tw(INTH)A
tw(INTL)S
tw(INTL)A
tw(INTL)WKP
tsu(RS)
tsu(BIO)
tsu(INT)
tsu(MPMC)
The external interrupts (INT0–INT3, NMI) are synchronized to the core CPU by way of a two flip-flop synchronizer which samples these inputs
with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1–0–0 sequence at the timing that is
corresponding to three CLKOUTs sampling sequence.
If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50
μ
s to assure synchronization
and lock-in of the PLL.
§Divide-by-two mode
Note that RS may cause a change in clock frequency, therefore changing the value of H (see the PLL section).
Hold time, RS after CLKOUT low
0
0
0
ns
Hold time, BIO after CLKOUT low
Hold time, INTn, NMI, after CLKOUT low
0
0
0
ns
0
0
0
ns
Hold time, MP/MC after CLKOUT low
Pulse duration, RS low§
0
0
0
ns
4H+10
4H+10
4H+10
ns
Pulse duration, BIO low, synchronous
2H+15
2H+12
2H+10
ns
Pulse duration, BIO low, asynchronous
4H
4H
4H
ns
Pulse duration, INTn, NMI high (synchronous)
2H+15
2H+12
2H+10
ns
Pulse duration, INTn, NMI high (asynchronous)
4H
4H
4H
ns
Pulse duration, INTn, NMI low (synchronous)
2H+15
2H+12
2H+10
ns
Pulse duration, INTn, NMI low (asynchronous)
4H
4H
4H
ns
Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup
Setup time, RS before X2/CLKIN low§
10
10
10
ns
5
5
5
ns
Setup time, BIO before CLKOUT low
15
12
10
ns
Setup time, INTn, NMI, RS before CLKOUT low
15
12
10
ns
Setup time, MP/MC before CLKOUT low
10
10
10
ns
相關(guān)PDF資料
PDF描述
TMS320UVC5409 16-Bit Digital Signal Processor
TMS320UVC5402 Fixed-Point Digital Signal Processor(定點(diǎn)DSP)
TMS320VC5409PGE-100 16-Bit Digital Signal Processor
TMS320VC5409GGU-100 16-Bit Digital Signal Processor
TMS370C736AFNT 8-BIT MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320LC542PBK1-50 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PBK2-50 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PGE1-40 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PGE1-50 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LC542PGE2-40 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT