參數(shù)資料
型號： TMS320F241PGS
廠商： TEXAS INSTRUMENTS INC
元件分類： 數(shù)字信號處理
英文描述： 0-BIT, 5 MHz, OTHER DSP, PQFP64
封裝： PLASTIC, QFP-64
文件頁數(shù)： 65/122頁
文件大?。?/td> 1465K
代理商： TMS320F241PGS
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064D DECEMBER 1997 REVISED FEBRUARY 2006
47
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
internal memory (continued)
dual-access RAM (DARAM)
There are 544 words
× 16 bits of DARAM on the x243/x241 device. The x243/x241 DARAM allows writes to
and reads from the RAM in the same cycle. The DARAM is configured in three blocks: block 0 (B0), block 1 (B1),
and block 2 (B2). Block 1 contains 256 words and Block 2 contains 32 words, and both blocks are located only
in data memory space. Block 0 contains 256 words, and can be configured to reside in either data or program
memory space. The SETC CNF (configure B0 as data memory) and CLRC CNF (configure B0 as program
memory) instructions allow dynamic configuration of the memory maps through software.
When using on-chip RAM, or high-speed external memory, the x243/x241 runs at full speed with no wait states.
The ability of the DARAM to allow two accesses to be performed in one cycle, coupled with the parallel nature
of the x243/x241 architecture, enables the device to perform three concurrent memory accesses in any given
machine cycle. Externally, the READY line can be used to interface the x243/x241 to slower, less expensive
external memory. Downloading programs from slow off-chip memory to on-chip RAM can speed processing
while cutting system costs.
flash EEPROM
Flash EEPROM provides an attractive alternative to masked program ROM. Like ROM, flash is nonvolatile.
However, it has the advantage of “in-target” reprogrammability. The F243/F241 incorporates one 8K
× 16-bit
flash EEPROM module in program space. Flash devices offer a cost-effective reprogrammable solution for
volume production.
Unlike most discrete flash memory, the F243/F241 flash does not require a dedicated state machine, because
the algorithms for programming and erasing the flash are executed by the DSP core. This enables several
advantages, including: reduced chip size and sophisticated, adaptive algorithms. For production programming,
the IEEE Standard 1149.1 (JTAG) scan port provides easy access to the on-chip RAM for downloading the
algorithms and flash code. Other key features of the flash include zero-wait-state access rate and single 5-V
power supply. Before programming, the flash EEPROM module generates the necessary voltages internally,
making it unnecessary to provide the programming or erase voltages externally.
An erased bit in the flash is read as a logic 1, and a programmed bit is read as a logic 0. The flash requires a
block-erase of the entire 8K module; however, any combination of bits can be programmed. The following four
algorithms are required for flash operations: clear, erase, flash-write, and program. For an explanation of these
algorithms and a complete description of the flash EEPROM, see the TMS320F20x/F24x DSP Embedded Flash
Memory Technical Reference (literature number SPRU282).
illegal access detect
Any access to an illegal address asserts an NMI. This feature is useful to provide a graceful return back to the
user code, should an illegal address be accessed inadvertently.
flash serial loader/utilities
The on-chip flash is shipped with a serial bootloader code programmed at the following addresses:
000000FFh. All other flash memory locations are in an erased state. The serial bootloader can be used to load
flash-programming algorithms or code to any destination RAM through the on-chip serial communications
interface (SCI). Refer to the TMS320F240 Serial Bootloader application note (located at ftp://www.ti.com/) to
understand on-chip flash programming using the serial bootloader code. (Choose /pub/tms320bbs/c24xfiles
at the main ftp directory to locate the f240boot.pdf file.) The latest TMS320F243/241 flash utilities should be
available at http://www.ti.com which is the external TI web site.
IEEE Standard 1149.11990, IEEE Standard Test Access Port.
相關PDF資料
PDF描述
TMS34020GBL32 GRAPHICS PROCESSOR, CPGA145
TMS34020PCML32 GRAPHICS PROCESSOR, PQFP144
TMS47C1024-30FML 128K X 8 MASK PROM, 300 ns, PQCC32
TN3041PM 10 MHz - 300 MHz RF/MICROWAVE WIDE BAND MEDIUM POWER AMPLIFIER
TN5352 10 MHz - 300 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER
相關代理商/技術參數(shù)
參數(shù)描述
TMS320F243PGE 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320F243PGEA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320F28015PZA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320F28015PZA 制造商:Texas Instruments 功能描述:IC DSP 32-BIT CMOS QFP 100PIN PLAS
TMS320F28015PZQ 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*