參數(shù)資料
型號: TMS320C10-25
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: Digital Signal Processors(160ns指令周期,分離的程序和數(shù)據(jù)總線,外部輪詢中斷的DSP)
中文描述: 數(shù)字信號處理器(160ns指令周期,分離的程序和數(shù)據(jù)總線,外部輪詢中斷的數(shù)字信號處理器)
文件頁數(shù): 97/139頁
文件大小: 1478K
代理商: TMS320C10-25
31 30 29 28 27 26 25 24 23 22
21 20 19 18
17
16 15
14 13
12 11 10
9
8
7
6
5
4
3
2
1
0
Interrupt Mask Bits
Frame Counter Modulus
FR
Pulse
Widt
h
Port 1
Port 0
Reserved
I/O
Control
Serial Clock
Prescale Control
Serial-Port Configuration
Companding Hardware Control
Interrupt Flags
Port 1 configuration control:
External framing enable:
Serial-port enable:
μ
-law/A-law encoder enable:
μ
-law/A-law decoder enable:
μ
-law/A-law decoder encode/decoded select:
0 = SCLK is an output, derived from the prescaler in timing logic.
1 = SCLK is an input that provides the clock for serial port and frame counter in timing logic.
Frame counter modulus. Controls FR frequency = SCLK/(CNT + 2) where CNT is binary value fo CR23-CR16
Serial clock control:
FR pulse-width control:
Two’s-complement
μ
-law/A-law conversion enable:
8/16-bit length coprocessor mode select:
Reserved for future expansion: Should be set to zero.
Interrupt flag is cleared by writing a logic 1 to the bit with an OUT instruction to port 0.
All ones in CR23-CR16 indicate a degenerative state and should be avoided. Bits are operational whether SCLK is an input or an output.
CNT must be greater than 7.
TMS320C17, TMS320E17, TMS320LC17, TMS320P17
DIGITAL SIGNAL PROCESSORS
SPRS009C–JANUARY 1987–REVISED JULY 1991
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
97
Table 6. Control Register Configuration
BIT
DESCRIPTION AND CONFIGURATION
0
EXINT Interrupt flag
FSR interrupt flag
FSX interrupt flag
FR interrupt flag
1
2
3
4
EXINT interrupt enable mask. When set to logic 1, an interrupt on EXINT activates device interrupt circuitry.
5
FSR interrupt enable mask. Same as EXINT control.
6
FSX interrupt enable mask. Same as EXINT control.
7
FR interrupt enable mask. Same as EXINT control.
8
0 = port 1 connects to either serial-port registers or companding hardware.
1 = port 1 accesses CR31-CR16.
0 = serial-port data transfers controlled by active FR.
1 = serial-port data transfers controlled by active FSX/FSR.
XF external logic output flag latch
9
10
11
0 = Parallel companding mode; serial port disabled.
1 = serial companding mode; serial port registers enabled.
0 = disabled.
1 = data written to port 1 is
μ
-law or A-law encoded.
0 = disabled.
1 = data written to port 1 is
μ
-law or A-law decoded.
0 = companding hardware performs
μ
-law conversion.
1 = companding hardware performs A-law conversion.
12
13
14
15
23-16
27-24
SCLK prescale cotnrol bits. (See Table 7 for divide ratios.)
28
0 = fixed-data rate; FR is 1 SCLK cycle wide.
1 = variable-data rate; FR is 8 SCLK cycles wide.
0 = sign-magnitude companding
1 = twos-complement companding
0 = 8-bit byte length
1 = 16-bit word length
29
30
31
相關(guān)PDF資料
PDF描述
TMS320C15-25 Digital Signal Processors(160ns指令周期,分離的程序和數(shù)據(jù)總線,外部輪詢中斷的DSP)
TMS320LC17 Digital Signal Processors(278ns指令周期,分離的程序和數(shù)據(jù)總線,外部輪詢中斷的DSP)
TMS320C203(中文) Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關(guān)斷,先進的外圍,多種PLL可選)
TMS320VC203(中文) Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關(guān)斷,先進的外圍,多種PLL可選)
TMS320C209(中文) Digital Signal Processors(35ns和50ns指令周期,空閑狀態(tài)CPU全關(guān)斷,先進的外圍,多種PLL可選)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C10-25FNL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C10FNA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMS320C10FNL 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMS320C10FNL14 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C10FNL25 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC CMOS 32010 PLCC 25MHZ RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT