- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385940 > TMS320C10-25 (Texas Instruments, Inc.) Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320C10-25 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) |
| 中文描述： | 數(shù)字信號(hào)處理器（160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的數(shù)字信號(hào)處理器） |
| 文件頁(yè)數(shù)： | 34/139頁(yè) |
| 文件大?。?/td> | 1478K |
| 代理商： | TMS320C10-25 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
TMS320C14, TMS320E14, TMS320P14
DIGITAL SIGNAL PROCESSORS
SPRS009C–JANUARY 1987–REVISED JULY 1991
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
34
event manager
An event manager is included that provides up to four capture inputs and up to six compare outputs. This
peripheral operates with the timers to provide a form of programmable event logging/detection. The six compare
outputs can also be configured to produce six channels of high precision PWM.
timers 1 and 2
Two identical 16-bit timers are provided for general purpose applications. Both timers include a 16-bit period
register and buffer latch, and can generate a maskable interrupt.
serial port timer
The serial port timer is a 16-bit timer primarily intended for baud rate generation for the serial port. Its architecture
is the same as timers 1 and 2, therefore it can serve as a general purpose timer if not needed for serial
communication.
watchdog timer
The
′
C14/E14/P14 contain a 16-bit watchdog timer that can produce a timeout (WDT) signal for various
applications such as software development and event monitoring. The watchdog timer also generates, at the
point of the timeout, a maskable interrupt signal to the CPU.
instruction set
A comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and
general-purpose operations, such as high-speed control. All of the first-generation devices are object-code
compatible and use the same 60 instructions. The instruction set consists primarily of single-cycle single-word
instructions, permitting execution rates of more than six million instructions per second. Only infrequently used
branch and I/O instructions are multicycle. Instructions that shift data as part of an arithmetic operation execute
in a single cycle and are useful for scaling data in parallel with other operations.
NOTE
The BIO pin on other
′
C1x devices is not available for use in the
′
C14/E14/P14 devices. An attempt to
execute the BIOZ (Branch on BIO low) instruction will result in a two cycle NOP action.
Three main addressing modes are available with the instruction set: direct, indirect, and immediate addressing.
direct addressing
In direct addressing, seven bits of the instruction word concatenated with the 1-bit data page pointer from the
data memory address. This implements a paging scheme in which each page contains 128 words.
indirect addressing
Indirect addressing forms the data memory address from the least-significant eight bits of one of the two
auxiliary registers, AR0 and AR1. The Auxiliary Register Pointer (ARP) selects the current auxiliary register. The
auxiliary registers can be automatically incremented or decremented and the ARP changed in parallel with the
execution of any indirect instruction to permit single-cycle manipulation of data tables. Indirect addressing can
be used with all instructions requiring data operands, except for the immediate operand instructions.
immediate addressing
Immediate instructions derive data from part of the instruction word rather than from part of the data RAM. Some
useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load
auxiliary register immediate (LARK).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320C15-25 | Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) |
| TMS320LC17 | Digital Signal Processors(278ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) |
| TMS320C203(中文) | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
| TMS320VC203(中文) | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
| TMS320C209(中文) | Digital Signal Processors(35ns和50ns指令周期，空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C10-25FNL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C10FNA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C10FNL | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TMS320C10FNL14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C10FNL25 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC CMOS 32010 PLCC 25MHZ RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。