參數(shù)資料
型號： TLC320AD50CDW
廠商： TEXAS INSTRUMENTS INC
元件分類： 模擬信號調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PDSO28
封裝： PLASTIC, SO-28
文件頁數(shù)： 8/56頁
文件大?。?/td> 555K
代理商： TLC320AD50CDW
2–1
2 Detailed Description
2.1
Device Functions
2.1.1
Operating Frequencies and Filter Control
The sampling frequency is controlled by control register 4. When the internal PLL is enabled (D7=0), the sampling
frequency is derived from the following equation:
fs + Sampling (conversion) frequency +
MCLK
128
N
(1)
When the internal PLL is disabled (D7=1), the sampling frequency is derived from the following equation:
fs + Sampling (conversion) frequency +
MCLK
512
N
(2)
If the sampling frequency is lower than 7 kHz, the sampling frequency is derived from the master clock (MCLK) using
equation 2. The internal PLL must be bypassed. The PLL input clock for sampling frequencies lower than 7 kHz is
outside the working range for the PLL input clock.
The frequency of SCLK is derived from sampling frequency (fs) instead of MCLK. The equation is as follows:
SCLK
+ 256
fs
(3)
The cutoff frequency of the filter can not be controlled by register programming. The filter response is shown in the
specification for an 8 kHz sample rate. This pass band scales linearly with the sample rate.
2.1.2
ADC Signal Channel
The input signal is amplified and applied to the ADC input. The ADC converts the signal into discrete output digital
words in 2s-complement data format, corresponding to the instantaneous analog-signal value at the sampling time.
These 16-bit (or 15-bit) digital words, representing sampled values of the analog input signal after the PGA, are
clocked out of the serial port (DOUT) at the positive edge of SCLK during the frame-sync interval, one bit for each
SCLK and one word for each primary communication interval (256 SCLKs). The 16-bit or (15 + 1)-bit ADC mode is
programmed into the device using control register 2. The default setting is the (15 + 1)-bit mode after power-up.
During secondary communication, the data previously programmed into the registers can be read out. This read
operation is accomplished by sending the appropriate register address (DS12 – DS8) with the read bit (DS13) set
to 1 in through DIN during present secondary communication. If a register read is not requested, all 16 bits are cleared
to 0 in the secondary communication. The timing sequence is shown in Figure 2–1 and Figure 2–2.
相關(guān)PDF資料
PDF描述
TLC320AD52CDWR SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD50IDW SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD50CPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPT SPECIALTY ANALOG CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50CDWR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50C-I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50CPT 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50CPTR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*