參數(shù)資料
型號(hào)： TLC320AD50CDW
廠商： TEXAS INSTRUMENTS INC
元件分類： 模擬信號(hào)調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PDSO28
封裝： PLASTIC, SO-28
文件頁(yè)數(shù)： 17/56頁(yè)
文件大小： 555K
代理商： TLC320AD50CDW
2–9
2.7.3
Frame-Sync Delayed (FSD) Function, Master Mode
The timing relationships are as follows:
When the FSD register (control 3 register) data is 0 (default state at power up), then FSD goes low 1/4 SCLK
prior to the rising edge of SCLK when FS goes low (Figure 2–10).
When the FSD register data is greater than 17, then FSD goes low on the rising edge of SCLK that is the
FSD register number of SCLKs after the falling edge of FS (Figure 2–11).
Register data values from 1 to 17 result in a default register value of zero and should not be used.
SCLK
MP and SP
See Note A
FSD
(P and S)
See Note B
FS (P)
See Note B
FSD (P)
See Note B
MS and SS
See Note A
FS
(P and S)
See Note B
NOTES: A. The DIN of master and slave devices share the same DIN bus during first initialization. The DOUT is occupied by the master device
only until the control 3 register of master and slave device is programmed with slave devices number and number of SCLKs between
FS and FSD (m>17).
B. P&S: Primary and secondary communications P: Primary communication only
Figure 2–10. Master Device FS and FSD Output When FSD Register (D0–D5, Control 3 Register) is 0
FS
FSD
256 SCLKs
MP
SP
MS
SS
MP
128 SCLKs
Delay is
m
SCLKs (
m > 17)
NOTES: A. Since master and slave share the same DIN bus during first initialization, they share the same input data word. Only one write cycle
is needed to program control 3 register of master device and slave device(s).
B. After the control 3 register is programmed, the DIN or DOUT bus of master and slave(s) are separated by time, although they still
physically connect to each other.
Figure 2–11. Master Device FS and FSD Output After Control 3 Register Is Programmed
(One Slave Device)
2.7.4
Frame-Sync Delayed (FSD), Slave Mode
The master FSD is output to the first slave device and the first slave FSD is output to the second slave device and
so on (see Figure 2–12). The FSD output of each device is input to the FS terminal of the succeeding device. The
FSD timing sequence in the slave mode is as follows:
When the FSD register data is 0, then FSD goes low 1/4 SCLK cycle before FS goes low.
When the FSD register data is greater than 17, then FSD goes low on the rising edge of the SCLK that is
equal to the FSD register number of SCLKs after the falling edge of FS (see Figure 2–13).
相關(guān)PDF資料
PDF描述
TLC320AD52CDWR SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD50IDW SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD50CPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPT SPECIALTY ANALOG CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50CDWR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50C-I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50CPT 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50CPTR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*