參數(shù)資料
型號: TLC320AD50CDW
廠商: TEXAS INSTRUMENTS INC
元件分類: 模擬信號調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, PDSO28
封裝: PLASTIC, SO-28
文件頁數(shù): 5/56頁
文件大小: 555K
代理商: TLC320AD50CDW
1–6
1.6
Definitions and Terminology
ADC Channel
The ADC channel refers to all signal processing circuits between the analog input and the digital
conversion results at DOUT.
Channel Delay
The delay for the analog signal at the ADC input to appear on the digital output. The delay for
the digital value at the DAC input to appear on the analog output.
d
The alpha character
d represents valid programmed or default data in the control register format
(see Section 3.2) when discussing other data bit portions of the register.
Dxx
Dxx is the bit position in the primary data word (xx is the bit number).
DSxx
DSxx is the bit position in the secondary data word (xx is the bit number).
DAC Channel
DAC channel refers to all signal processing circuits between the digital data word applied to DIN
and the differential output analog signal available at OUTP and OUTM.
Data Transfer
Interval
The time during which data is transferred from DOUT and to DIN. The interval is 16 shift clocks
and the data transfer is initiated by the falling edge of the frame-sync signal.
FIR
Finite duration impulse response
fs
The sampling frequency
Frame Sync and
Sampling Period
Frame sync and sampling period is the time between falling edges of successive primary
frame-sync signals. It is always equal to 256 SCLK.
Frame Sync
Frame sync refers only to the falling edge of the signal that initiates the data transfer interval.
The primary frame sync starts the primary communications, and the secondary frame sync
starts the secondary communications.
Frame-Sync
Interval
The frame-sync interval is the time period occupied by 16 shift clocks. The frame-sync signal
goes high on the seventeenth rising edge of SCLK.
Host
A host is any processing system that interfaces to DIN, DOUT, SCLK, FS, and/or MCLK.
PGA
Programmable gain amplifier
Primary
Communications
Primary communications refers to the digital data transfer interval. Since the device is
synchronous, the signal data words from the ADC channel and to the DAC channel occur
simultaneously.
Secondary
Communications
Secondary communications refers to the digital control and configuration data transfer interval
into DIN and the register read data cycle from DOUT. The data transfer interval occurs when
requested by hardware or software.
Signal Data
This refers to the input signal and all of the converted representations through the ADC channel
and the signal through the DAC channel to the analog output. This is contrasted with the purely
digital software control data.
X
The alpha character
X represents a don’t care bit-position within the control register format.
相關(guān)PDF資料
PDF描述
TLC320AD52CDWR SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD50IDW SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD50CPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPTR SPECIALTY ANALOG CIRCUIT, PQFP48
TLC320AD50IPT SPECIALTY ANALOG CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50CDWR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50C-I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50CPT 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50CPTR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION