- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69493 > TLC320AD50CDW (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD50CDW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | PLASTIC, SO-28 |
| 文件頁(yè)數(shù)： | 41/56頁(yè) |
| 文件大小： | 555K |
| 代理商： | TLC320AD50CDW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
6–1
6 Register Set
Bits D12 through D8 in a secondary serial communication comprise the address of the register that is written with
data carried in D7 through D0. D13 determines a read or write cycle to the addressed register. When low, a write cycle
is selected.
The following table shows the register map.
Table 6–1. Register Map
REGISTER NO.
D15
D14
D13
D12
D11
D10
D9
D8
REGISTER NAME
0
No operation
1
0
1
Control 1
2
0
1
0
Control 2
3
0
1
Control 3
4
0
1
0
Control 4
6.1
Control Register 1
Table 6–2. Control Register 1
D7
D6
D5
D4
D3
D2
D1
D0
DESCRIPTION
1
–
Software reset
0
–
Software reset not asserted
–
1
–
Software power down (analog and filters)
–
0
–
Software power down (not asserted)
–
1
–
Select AUXP and AUXM for ADC
–
0
–
Select INP and INM for ADC
–
0
–
Select INP and INM for monitor
–
1
–
Select AUXP and AUXM for monitor
–
1
–
Monitor amplifier gain = – 18 dB (see Note 1)
–
1
0
–
Monitor amplifier gain = – 8 dB (see Note 1)
–
0
1
–
Monitor amplifier gain = 0 dB (see Note 1)
–
0
–
Monitor amp mute
–
1
–
Digital loopback asserted
–
0
–
Digital loopback not asserted
–
1
16-bit DAC mode (hardware secondary requests)
–
0
Not 16-bit DAC mode (software secondary requests) [(15+1)– bit mode]
Default value: 0 0 0 0 0 0 0 0
NOTE 1: These gains are for a single-ended input. The gain is 6 dB lower with a differential input.
A software reset is a one-shot operation and this bit is cleared to 0 after reset. It is not necessary to write a 0 to end
the master reset operation. Writing 0s to the reserved bits is suggested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD52CDWR | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| TLC320AD50IDW | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| TLC320AD50CPTR | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC320AD50IPTR | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC320AD50IPT | SPECIALTY ANALOG CIRCUIT, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD50CDWR | 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AD50C-I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50CPT | 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AD50CPTR | 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AD50I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。