- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372453 > TDA9106A (意法半導(dǎo)體) LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA9106A |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| 中文描述： | 低成本多頻監(jiān)聽(tīng)音箱偏轉(zhuǎn)處理器 |
| 文件頁(yè)數(shù)： | 21/30頁(yè) |
| 文件大小： | 317K |
| 代理商： | TDA9106A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
20k
220nF
13
From
Phase
Comparator
NOR1
A
6.5V
B
H-Lock CAP
37 HLOCKOUT
6V
5V
9
Figure 12 :
LOCK/UNLOCKBlock Diagram
OPERATINGDESCRIPTION
(continued)
functionis describedin Figure 12.
TheNOR1 gate isreceiving the phasecomparator
outputpulses (which also drive the chargepump).
When PLL1 is locked, on point A there is a very
small negative pulse (about 100ns) at each hori-
zontalcycle, so after RC filter, there is a high level
on Pin 13 which forces Hlockout to low level. Hys-
terisis comparator detects locking when Pin 13 is
reaching 6.5V and unlocking when Pin 13 is de-
creasingto 6.0V.
When PLL1 is unlocked,the100nsnegative pulse
on A becomes much larger and consequently the
averagelevelon Pin13 decreases.It forcesHlock-
out to go high.
The Pin 13 statusis approximatelythe following:
- near 0V when there is no H-Sync
- between 0 and 4V with H-Sync frequencydiffer-
ent from VCO
- between 4 to 8 V when VCO frequencyreaches
H-Sync one (but not already in phase)
- near 8V when PLL1 is locked.
H Osc
Sawtooth
H Drive
1.6V
4.0V
6.4V
7/8T
H
1/8T
H
Ts
Duty Cycle 48%
Internally
Shaped Flyback
Flyback
9
Figure 13 :
PLL2 TimingDiagram
20k
Q1
GND 0V
6
HFLY
400
9
Figure 14 :
Flyback Input Electrical Diagram
It is important to notice that Pin 13 is not an
output pin but is only used for filtering purpose
(see Figure 12).
The lock/unlockinformationis also availablethrow
I
2
C read.
II.3 - PLL2
The PLL2 ensures a constant position of the
shaped flyback signal in comparion with the saw-
tooth of the VCO(Figure 13).
The phase comparator of PLL2 (phase type com-
parator)isfollowedbya chargepumpwith
±
0.5mA
(typ.)output current.
The flybackinput is composed of an NPN transis-
tor. This input must be current driven. The maxi-
mum recommanded input current is 2mA
(see Figure 14).
The duty cycle is fixed and equal to 48% of hori-
zontal-period.
Maximum storagetimeisabout43.75%- (Tfly/2.TH).
Typically,Tfly/THisaround20%thatmeansTsmaxis
around33.75%.
II.4 - Output Section
The H-drive signal is transmitted to the output
throughashapingblockensuringTsanddutycycle.
In order to secure scanning power part operation,
the output is inhibited in the following circum-
stances:
TDA9106A
21/30
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9106 | LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDE1737 | Interface Circuit - Relay and Lamp-Driver(接口電路(單片放大器驅(qū)動(dòng)繼電器和電子管)) |
| TDE1779ASP | DUAL 2-A SOURCE DRIVER |
| TDF1779 | DUAL 2-A SOURCE DRIVER |
| TDF1779A | DUAL 2-A SOURCE DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9108 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MONITOR HORIZONTAL PROCESSOR |
| TDA9109 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9109A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
| TDA9109N | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9109S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。