- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372453 > TDA9103 (意法半導(dǎo)體) Deflection Processor for Multisync Monitor(用于多路同步監(jiān)控器的偏轉(zhuǎn)處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA9103 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Deflection Processor for Multisync Monitor(用于多路同步監(jiān)控器的偏轉(zhuǎn)處理器) |
| 中文描述： | 偏轉(zhuǎn)處理器的多頻顯示器（用于多路同步監(jiān)控器的偏轉(zhuǎn)處理器） |
| 文件頁(yè)數(shù)： | 7/27頁(yè) |
| 文件大?。?/td> | 305K |
| 代理商： | TDA9103 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)
B+ SECTION
OperatingConditions
Symbol
EAOI
Parameter
Testconditions
Sourced by Pin 41
Sunk by Pin 41
Resistor between Pins 40
and 41
Min.
Typ.
Max.
0.5
2
Unit
mA
mA
k
Maximum Error Amplifier Output Current
FeedRes
Minimum Feedback Resistor
5
9
ElectricalCharacteristics
(V
CC
= 12V,T
amb
= 25
°
C)
Symbol
OLG
Parameter
Testconditions
At low frequency
(see Note 1)
(see Note 1)
Current sourced by
Pin 40 (PNP base)
Current sourced by Pin 41
Current sunk by Pin 41
Pin 42
Pin 42
Current sunk by Pin 42
(NPN base)
% of H-period
@ f0 = 27kHz
V
22
with I
22
= 10mA
On erroramp (+)input for
V
39
= 4V
2V < V
39
< 6V
Min.
Typ.
85
Max.
Unit
dB
Error Amplifier Open Loop Gain
UGBW
IRI
Unity Gain Bandwidth
Regulation Input Bias Current
6
MHz
μ
A
0.2
EAOI
Maximum Guaranted Error Amplifier
Output Current
Current Sense Input Voltage Gain
Max Curent Sense InputThreshold Voltage
Current Sense Input Bias Current
0.5
2
mA
mA
CSG
MCEth
ISI
3
1.2
1
V
μ
A
Tonmax
Maximum External Power Transistor on Time
75
%
B+OSV
IV
REF
B+ Output Low Level Saturation Voltage
Internal Reference Voltage
0.25
4.9
V
V
V
REFADJ
Internal Reference Voltage Adjustment Range
±
14
%
9
EAST WEST PARABOLA GENERATOR
ElectricalCharacteristics
(V
CC
= 12V, T
amb
= 25
°
C)
Symbol
Vsym
Parameter
Testconditions
See Figure 2; internal
voltage
V
38
= 2V
V
38
= 4V
V
38
= 6V
See Figure 2; V
37
= 4V
V
38
= 2V
V
38
= 6V
V
38
= 4.3V, V
28
= 2V
V
= 2V
2V < V
37
< 6V
Min.
Typ.
Max.
Unit
V
Parabola Symetry Adjustment Capability (for
Keystone Adjustment ; with Pin 38)
3.2
3.5
3.8
Kadj
Keystone AdjustmentCapability
B/A ratio
A/B ratio
Parabola Amplitude Adjustment Capability
Maximum Amplitude on Pin36
Maximum Ratio between Max and Min
2.3
2.0
Paramp
3.3
2.4
3.8
3
4.3
V
9
TDA9103
7/27
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9105A | DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9105 | Deflection Processor for Multisync Monitors(偏轉(zhuǎn)處理器) |
| TDA9106A | LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9106 | LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDE1737 | Interface Circuit - Relay and Lamp-Driver(接口電路(單片放大器驅(qū)動(dòng)繼電器和電子管)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9105 | 制造商:Panasonic Industrial Company 功能描述:IC |
| TDA9105A | 制造商:Panasonic Industrial Company 功能描述:IC |
| TDA9106 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9106A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9108 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MONITOR HORIZONTAL PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。