
TC9325F
2002-05-14
24
φ
L1
φ
L2
φ
L3
φ
K1
φ
K2
φ
K3
OUT1
OUT2
OUT3
IN1
IN2
IN3
Page 3
Y1
Y2
Y4
Y8
Y1
Y2
Y4
Y8
Y1
Y2
Y4
Y8
Y1
Y2
Y4
Y8
Y1
Y2
Y4
Y8
Y1
Y2
Y4
Y8
A/D control 1
I/O control 1
I/O port 1
A/D data
SI02 decode data
I/O port 1
0
AD SEL0
AD SEL1
AD SEL2
STA
-0
-1
-2
-3
-0
-1
-2
-3
AD0
AD1
AD2
AD3
DCD0
DCD1
DCD2
DCD3
-0
-1
-2
-3
A/D control 2
I/O control 2
I/O port 2
A/D data
SI02 information data 1
I/O port 2
1
CK SEL1
CK SEL2
*
*
-0
-1
-2
-3
-0
-1
-2
-3
AD4
AD5
AD6
AD7
INF0
INF1
INF2
INF3
-0
-1
-2
-3
Serial I/F-3/4 control 1
I/O control 3
I/O port 3
A/D data
SI02 information data 2
I/O port 3
2
edge
SCK INV
SCK0
SIO ON
-0
-1
-2
-3
-0
-1
-2
-3
BUSY
0
0
0
INF4
INF5
INF6
INF7
-0
-1
-2
-3
Serial I/F-3/4 control 2
I/O control 4
I/O port 4
Serial I/F-3/4 monitor 1
SI02 information data 3
I/O port 4
3
STA
SI1S
8 bit
Nch
-0
-1
-2
-3
-0
-1
-2
-3
BUSY
COUNT
SIO F/F
SF/F
INF8
INF9
INF10
INF11
-0
-1
-2
-3
Serial I/F-3/4 control 3
I/O control 5
I/O port 5
Serial I/F-3/4 monitor 2
SI02 information data 4
I/O port 5
4
SO3/SO4
SCK3
ENA
MOD
-0
-1
-2
-3
-0
-1
-2
-3
SO/SDA
SCK/SCL
ENA
0
INF12
INF13
INF14
INF15
-0
-1
-2
-3
Serial I/F-3/4 control 4
I/O control 6
I/O port 6
Serial I/F-3/4 monitor 3
SI02 offset/check data 1
I/O port 6
5
CK0
CK1
F/F Reset
MSB
-0
-1
-2
-3
-0
-1
-2
-3
STA F/F
STP F/F
BUSY2
ACK
CHK0
CHK1
CHK2
CHK3
-0
-1
-2
-3
Serial I/F-3/4 control 5
I/O control 7
I/O port 7
Serial I/F-1/2 monitor
SI02 offset/check data 2
I/O port 7
6
STP
*
*
*
-0
-1
-2
-3
-0
-1
-2
-3
BUSY
COUNT
SIO F/F
0
CHK4
CHK5
CHK6
CHK7
-0
-1
-2
-3
Serial I/F-1/2 control 1
I/O control 8
I/O port 8
Serial I/F-3/4 input data 1
SI02 offset/check data 2
I/O port 8
7
edge
SCK INV
SCK0
SIO ON
-0
-1
-2
-3
-0
-1
-2
-3
SI0
SI1
SI2
SI3
CHK8
CHK9
0
0
-0
-1
-2
-3
Serial I/F-1/2 control 2
I/O control 9
I/O port 9
Serial I/F-3/4 input data 2
I/O port 9
8
STA
SOI
8 BIT/CHK
MOD
-0
-1
-2
-3
-0
-1
-2
-3
SI4
SI5
SI6
SI7
HOLD
INTR1
INTR2
STOP
F/F
-0
-1
-2
-3
Buzzer output control 1
I/O control 10
I/O port 10
Serial I/F-1 input data 1
Mute control
I/O port 10
9
BF0
BF1
BF2
BEN
-0
-1
-2
-3
-0
-1
-2
-3
SI0
SI1
SI2
SI3
MUTE
IO1
POL
HOLD
-0
-1
-2
-3
Buzzer output control 2
I/O port 8 pulled down
Serial I/F-1 input data 2
Unlock detect
Input port
A
BM0
BM1
ON
POL
-0
-1
-2
-3
DAL
(DATA)
→
DA
OT Count
Up
I/O port 8
pulled up
SI4
SI5
SI6
SI7
F/F
ENA
IN1
IN2
DAL
0
0
0
Data selection
DAL address/pulse counter control
Data selection
DAL address
B
CA flag
*
*
*
S1
S2
S4
S8
DA0
DA1
DA2
DA3
CA flag
0
0
0
S1
S2
S4
S8
DA0
DA1
DA2
DA3
G-register 1
General-purpdata/segment I/O control
/SEG
Data register 1
G-register 1
Data register 1
C
G0
G1
G2
G3
/SEG
/SEG
/SEG
d0
d1
d2
d3
G0
G1
G2
G3
d0
d1
d2
d3
G-register 2
Segment data 1
Data register 2
G-register 2
Data register 2
D
G4
G5
G6
G7
COM1
COM2
COM3
COM4
d4
d5
d6
d7
G4
G5
G6
G7
d4
d5
d6
d7
Test port 1
Segment data 2
Data register 3
Data register 3
E
#0
#1
#2
#3
COM1
COM2
COM3
COM4
d8
d9
d10
d11
d8
d9
d10
d11
Page
Test port 2
Segment data 3/LCD driver control
Data register 4
Page
Timer
Data register 4
F
Page 2
Page 3
*
#4
COM1
COM2
COM3
COM4
d12
d13
d14
d15
Page 2
Page 3
0
0
2 Hz F/F
10 Hz
100 Hz
500 Hz
d12
d13
d14
d15