參數(shù)資料
型號: T7633
廠商: Lineage Power
英文描述: Dual T1/E1 3.3 V Short-Haul Terminator(雙T1/E1 3.3V短通信距離終端器)
中文描述: 雙T1/E1的3.3伏短途終結者(雙T1/E1的3.3短通信距離終端器)
文件頁數(shù): 95/248頁
文件大?。?/td> 1459K
代理商: T7633
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Advance Data Sheet
May 1998
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
85
Lucent Technologies Inc.
Signaling Access
Signaling information can be accessed by three different methods: transparently through the CHI, via the control
registers, or via the CHI associated signaling mode.
Transparent Signaling
This mode is enabled by setting register FRM_PR44 bit 0 to 1.
Data at the received RCHIDATA interface passes through the framer undisturbed. The framer generates an arbi-
trary signaling multiframe in the transmit and receive directions to facilitate the access of signaling information at
the system interface.
DS1: Robbed-Bit Signaling
Microprocessor Control Registers
To enable signaling, register FRM_PR44 bit 0 must be set to 0 (default).
The information written into the F and G bits of the transmit signaling registers, FRM_TSR0—FRM_TSR23, define
the robbed-bit signaling mode for each channel for both the transmit and receive directions. The per-channel pro-
gramming allows the system to combine voice channels with data channels within the same frame.
The receive-channel robbed-bit signaling mode is always defined by the state of the F and G bits in the corre-
sponding transmit signaling registers for that channel. The received signaling data is stored in the receive signaling
registers, FRM_RSR0—FRM_RSR23, while receive framer is in both the frame and superframe alignment states.
Updating the receive signaling registers can be inhibited on-demand, by setting register FRM_PR44 bit 3 to 1, or
automatically when either a framing error event, a loss of frame, or superframe alignment state is detected or a
controlled slip event occurs. The signaling inhibit state is valid for at least 32 frames after any one of the following:
a framing errored event, a loss of frame and/or superframe alignment state, or a controlled slip event.
In the common channel signaling mode, data written in the transmit signaling registers is transmitted in channel 24
of the transmit line bit stream. The F and G bits are ignored in this mode. The received signaling data from channel
24 is stored in receive signaling registers FRM_RSR0—FRM_RSR23 for T1.
Associated Signaling Mode
This mode is enabled by setting register FRM_PR44 bit 2 to 1.
Signaling information in the associated signaling mode (ASM) is allocated an 8-bit system time slot in conjunction
with the pay load data information for a particular channel. The default system data rate in the ASM mode is
4.096 Mbits/s. Each system channel consists of an 8-bit payload time slot followed by its corresponding 8-bit sig-
naling time slot. The format of the signaling byte is identical to that of the signaling registers.
In the ASM mode, writing the transmit signaling registers will corrupt the transmit signaling data. In the transmit sig-
naling register ASM (TSR-ASM) format, enabled by setting register FRM_PR44 bit 2 and bit 5 to 1, the system
must write into the F and G bit
1
of the transmit signaling registers to program the robbed-bit signaling state mode of
each DS0. The ABCD bits are sourced from the RCHI ports when TSR-ASM mode is enabled.
1. All other bits in the signaling registers are ignored, while the F and G bits in the received RCHIDATA stream are ignored.
相關PDF資料
PDF描述
T7688 5.0 V E1/CEPT Quad Line Interface(5.0 V E1/CEPT四線接口)
T7689 5.0 V T1 Quad Line Interface(5.0 V T1四線接口)
T7690 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口)
T7693 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口)
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
相關代理商/技術參數(shù)
參數(shù)描述
T7645036 功能描述:手工工具 Campbell Snap Link #2450, 7/16", Steel RoHS:否 制造商:Molex 產品:Extraction Tools 類型: 描述/功能:Extraction tool
T7645106 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/8 Quick Link Steel Zinc Plated UPC Tagged
T7645126 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/4 Quick Link Steel Zinc Plated UPC Tagged
T7645136V 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 5/16 Quick Link Steel Zinc Plated UPC Tagged
T7645146 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 3/8 Quick Link Steel Zinc Plated UPC Tagged