參數(shù)資料
型號(hào): T7633
廠商: Lineage Power
英文描述: Dual T1/E1 3.3 V Short-Haul Terminator(雙T1/E1 3.3V短通信距離終端器)
中文描述: 雙T1/E1的3.3伏短途終結(jié)者(雙T1/E1的3.3短通信距離終端器)
文件頁數(shù): 19/248頁
文件大?。?/td> 1459K
代理商: T7633
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Advance Data Sheet
May 1998
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
9
Lucent Technologies Inc.
List of Tables
(continued)
Table
Page
Table 51. Performance Report Message Structure...............................................................................................110
Table 52. FDL Performance Report Message Field Definition..............................................................................111
Table 53. Octet Contents and Definition ...............................................................................................................111
Table 54. Receive Status of Frame Byte ..............................................................................................................112
Table 55. HDLC Frame Format.............................................................................................................................115
Table 56. Receiver Operation in Transparent Mode.............................................................................................119
Table 57. Summary of the T7633’s Concentration Highway Interface Parameters ..............................................126
Table 58. Programming Values for TOFF[2:0] and ROFF[2:0] when CMS = 0.....................................................132
Table 59. Programming Values for TOFF[2:0] when CMS = 1..............................................................................132
Table 60. Programming Values for ROFF[2:0] when CMS = 1.............................................................................132
Table 61. TAP Controller States in the Data Register Branch ..............................................................................137
Table 62. TAP Controller States in the Instruction Register Branch .....................................................................137
Table 63. T7633’s Boundary-Scan Instructions ....................................................................................................138
Table 64. IDCODE Register..................................................................................................................................139
Table 65. Microprocessor Configuration Modes ...................................................................................................140
Table 66. Mode [1—4] Microprocessor Pin Definitions.........................................................................................141
Table 67. Microprocessor Input Clock Specifications ...........................................................................................142
Table 68. T7633 Register Address Map ...............................................................................................................142
Table 69. Microprocessor Interface I/O Timing Specifications..............................................................................143
Table 70. Status Register and Corresponding Interrupt Enable Register for Functional Blocks...........................149
Table 71. Asserted Value and Deasserted State for GREG4 Bit 4 and Bit 6 Logic Combinations.......................149
Table 72. Register Summary ................................................................................................................................150
Table 73. Global Register Set (0x000—0x008) ....................................................................................................154
Table 74. Primary Block Interrupt Status Register (GREG0) (000).......................................................................155
Table 75. Primary Block Interrupt Enable Register (GREG1) (001)......................................................................155
Table 76. Global Loopback Control Register (GREG2) (002)...............................................................................156
Table 77. Global Loopback Control Register (GREG3) (003)...............................................................................156
Table 78. Global Control Register (GREG4) (004) ...............................................................................................157
Table 79. Device ID and Version Registers (GREG5—GREG7) (005—007).......................................................157
Table 80. Line Interface Units Register Set ((400—40F); (A00—A0F))................................................................158
Table 81. LIU Alarm Status Register (LIU_REG0) (400, A00)..............................................................................159
Table 82. LIU Alarm Interrupt Enable Register (LIU_REG1) (401, A01)...............................................................159
Table 83. LIU Control Register (LIU_REG2) (402, A02).......................................................................................160
Table 84. LIU Control Register (LIU_REG3) (403, A03).......................................................................................161
Table 85. LIU Register (LIU_REG4) (404, A04)....................................................................................................162
Table 86. LIU Configuration Register (LIU_REG5) (405, A05) .............................................................................162
Table 87. LIU Configuration Register (LIU_REG6) (406, A06) .............................................................................163
Table 88. Framer Status and Control Blocks Address Range (Hexadecimal) ......................................................164
Table 89. Interrupt Status Register (FRM_SR0) (600; C00).................................................................................165
Table 90. Facility Alarm Condition Register (FRM_SR1) (601; C01)....................................................................166
Table 91. Remote End Alarm Register (FRM_SR2) (602; C02) ...........................................................................167
Table 92. Facility Errored Event Register-1 (FRM_SR3) (603; C03)....................................................................168
Table 93. Facility Event Register-2 (FRM_SR4) (604; C04).................................................................................169
Table 94. Exchange Termination and Exchange Termination Remote End Interface
Status Register (FRM_SR5) (605; C05) ...............................................................................................171
Table 95. Network Termination and Network Termination Remote End Interface
Status Register (FRM_SR6) (606; C06) ...............................................................................................172
Table 96. Facility Event Register (FRM_SR7) (607; C07) ....................................................................................173
Table 97. Bipolar Violation Counter Registers (FRM_SR8—FRM_SR9) ((608—609); (C08—C09)) ...................173
Table 98. Framing Bit Error Counter Registers (FRM_SR10—FRM_SR11) ((60A—60B); (C0A—C0B)) ............173
Table 99. CRC Error Counter Registers (FRM_SR12—FRM_SR13) ((60C—60D); (C0C—C0D))......................174
Table 100. E-Bit Counter Registers (FRM_SR14—FRM_SR15) ((60E—60F); (C0E—C0F)) ..............................174
相關(guān)PDF資料
PDF描述
T7688 5.0 V E1/CEPT Quad Line Interface(5.0 V E1/CEPT四線接口)
T7689 5.0 V T1 Quad Line Interface(5.0 V T1四線接口)
T7690 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口)
T7693 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口)
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7645036 功能描述:手工工具 Campbell Snap Link #2450, 7/16", Steel RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool
T7645106 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/8 Quick Link Steel Zinc Plated UPC Tagged
T7645126 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/4 Quick Link Steel Zinc Plated UPC Tagged
T7645136V 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 5/16 Quick Link Steel Zinc Plated UPC Tagged
T7645146 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 3/8 Quick Link Steel Zinc Plated UPC Tagged