
Advance Data Sheet
May 1998
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
9
Lucent Technologies Inc.
List of Tables
(continued)
Table
Page
Table 51. Performance Report Message Structure...............................................................................................110
Table 52. FDL Performance Report Message Field Definition..............................................................................111
Table 53. Octet Contents and Definition ...............................................................................................................111
Table 54. Receive Status of Frame Byte ..............................................................................................................112
Table 55. HDLC Frame Format.............................................................................................................................115
Table 56. Receiver Operation in Transparent Mode.............................................................................................119
Table 57. Summary of the T7633’s Concentration Highway Interface Parameters ..............................................126
Table 58. Programming Values for TOFF[2:0] and ROFF[2:0] when CMS = 0.....................................................132
Table 59. Programming Values for TOFF[2:0] when CMS = 1..............................................................................132
Table 60. Programming Values for ROFF[2:0] when CMS = 1.............................................................................132
Table 61. TAP Controller States in the Data Register Branch ..............................................................................137
Table 62. TAP Controller States in the Instruction Register Branch .....................................................................137
Table 63. T7633’s Boundary-Scan Instructions ....................................................................................................138
Table 64. IDCODE Register..................................................................................................................................139
Table 65. Microprocessor Configuration Modes ...................................................................................................140
Table 66. Mode [1—4] Microprocessor Pin Definitions.........................................................................................141
Table 67. Microprocessor Input Clock Specifications ...........................................................................................142
Table 68. T7633 Register Address Map ...............................................................................................................142
Table 69. Microprocessor Interface I/O Timing Specifications..............................................................................143
Table 70. Status Register and Corresponding Interrupt Enable Register for Functional Blocks...........................149
Table 71. Asserted Value and Deasserted State for GREG4 Bit 4 and Bit 6 Logic Combinations.......................149
Table 72. Register Summary ................................................................................................................................150
Table 73. Global Register Set (0x000—0x008) ....................................................................................................154
Table 74. Primary Block Interrupt Status Register (GREG0) (000).......................................................................155
Table 75. Primary Block Interrupt Enable Register (GREG1) (001)......................................................................155
Table 76. Global Loopback Control Register (GREG2) (002)...............................................................................156
Table 77. Global Loopback Control Register (GREG3) (003)...............................................................................156
Table 78. Global Control Register (GREG4) (004) ...............................................................................................157
Table 79. Device ID and Version Registers (GREG5—GREG7) (005—007).......................................................157
Table 80. Line Interface Units Register Set ((400—40F); (A00—A0F))................................................................158
Table 81. LIU Alarm Status Register (LIU_REG0) (400, A00)..............................................................................159
Table 82. LIU Alarm Interrupt Enable Register (LIU_REG1) (401, A01)...............................................................159
Table 83. LIU Control Register (LIU_REG2) (402, A02).......................................................................................160
Table 84. LIU Control Register (LIU_REG3) (403, A03).......................................................................................161
Table 85. LIU Register (LIU_REG4) (404, A04)....................................................................................................162
Table 86. LIU Configuration Register (LIU_REG5) (405, A05) .............................................................................162
Table 87. LIU Configuration Register (LIU_REG6) (406, A06) .............................................................................163
Table 88. Framer Status and Control Blocks Address Range (Hexadecimal) ......................................................164
Table 89. Interrupt Status Register (FRM_SR0) (600; C00).................................................................................165
Table 90. Facility Alarm Condition Register (FRM_SR1) (601; C01)....................................................................166
Table 91. Remote End Alarm Register (FRM_SR2) (602; C02) ...........................................................................167
Table 92. Facility Errored Event Register-1 (FRM_SR3) (603; C03)....................................................................168
Table 93. Facility Event Register-2 (FRM_SR4) (604; C04).................................................................................169
Table 94. Exchange Termination and Exchange Termination Remote End Interface
Status Register (FRM_SR5) (605; C05) ...............................................................................................171
Table 95. Network Termination and Network Termination Remote End Interface
Status Register (FRM_SR6) (606; C06) ...............................................................................................172
Table 96. Facility Event Register (FRM_SR7) (607; C07) ....................................................................................173
Table 97. Bipolar Violation Counter Registers (FRM_SR8—FRM_SR9) ((608—609); (C08—C09)) ...................173
Table 98. Framing Bit Error Counter Registers (FRM_SR10—FRM_SR11) ((60A—60B); (C0A—C0B)) ............173
Table 99. CRC Error Counter Registers (FRM_SR12—FRM_SR13) ((60C—60D); (C0C—C0D))......................174
Table 100. E-Bit Counter Registers (FRM_SR14—FRM_SR15) ((60E—60F); (C0E—C0F)) ..............................174