參數(shù)資料
型號: STPCC0310BTC3
廠商: STMICROELECTRONICS
元件分類: 外設(shè)及接口
英文描述: MULTIFUNCTION PERIPHERAL, PBGA388
封裝: PLASTIC, BGA-388
文件頁數(shù): 11/51頁
文件大?。?/td> 836K
代理商: STPCC0310BTC3
PIN DESCRIPTION
19/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
2.2.9 VIDEO INTERFACE
VCLK
Pixel Clock Input.This signal is used to syn-
chronise data being transfered from an external
video device to either the frame buffer, or alterna-
tively out the TV output in bypass mode. This pin
can be sourced from STPC if no external VCLK is
detected, or can be input from an external video
clock source.
VIN[7:0]
YUV Video Data Input CCIR 601 or 656.
Time multiplexed 4:2:2 luminance and chromi-
nance data as defined in ITU-R Rec601-2 and
Rec656 (except for TTL input levels). This bus
typically carries a stream of Cb,Y,Cr,Y digital vid-
eo at VCLK frequency, clocked on the rising edge
(by default) of VCLK.
VCS
Line synchronisation Output. This pin is an
input in ODDEV+HSYNC or VSYNC + HSYNC or
VSYNC slave modes and an output in all other
modes (master/slave)
ODD_EVEN
Frame Synchronisation Ourput. This
pin supports the Frame synchronisation signal. It
is an input in slave modes, except when sync is
extracted from YCrCbdata, and an output in mas-
ter mode and when sync is extracted from YCrCb
data
The signal is synchronous to rising edge of DCLK.
The default polarity for this pin is:
- odd (not-top) field : LOW level
- even (bottom) field : HIGH level
2.2.10 TV OUTPUT
RED_TV / C_TV
Analog video outputs synchro-
nized with CVBS. This output is current-driven and
must be connected to analog ground over a load
resistor (RLOAD). Following the load resistor, a
simple analog low pass filter is recommended. In
S-VHS mode, this is the Chrominance Output.
GREEN_TV / Y_TV
Analog video outputs syn-
chronized with CVBS. This output is current-driv-
en and must be connected to analog ground over
a load resistor (RLOAD). Following the load resis-
tor, a simple analog low pass filter is recommend-
ed. In S-VHS mode, this is the Luminance Output.
BLUE_TV / CVBS
Analog video outputs synchro-
nized with CVBS. This output is current-driven and
must be connected to analog ground over a load
resistor (RLOAD). Following the load resistor, a
simple analog low pass filter is recommended. In
S-VHS mode, this is a second composite output.
CVBS
Analog video composite output (luminance/
chrominance). CVBS is current-driven and must
be connected to analog ground over a load resis-
tor (RLOAD). Following the load resistor, a simple
analog low pass filter is recommended.
IREF1_TV
Ref. current for CVBS 10-bit DAC.
IREF2_TV
Reference current for RGB 9-bit DAC.
VREF1_TV
Ref. voltage for CVBS 10-bit DAC.
VREF2_TV
Reference voltage for RGB 9-bit DAC.
VSSA_TV
Analog VSS for DACs.
VDDA_TV
Analog VDD for DACs.
相關(guān)PDF資料
PDF描述
STPCC0390BTC3 MULTIFUNCTION PERIPHERAL, PBGA388
STPCD0110BTC3 32-BIT, 100 MHz, MICROPROCESSOR, PBGA388
STPCD0112BTC3 32-BIT, 120 MHz, MICROPROCESSOR, PBGA388
STPCI2EEYC MULTIFUNCTION PERIPHERAL, PBGA516
STPCI2HDYI MULTIFUNCTION PERIPHERAL, PBGA516
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCC0366BTC3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor
STPCC0375BTC3 功能描述:微處理器 - MPU 75MHz x86 Embedded RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCC0390BTC3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor
STPCC4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CONSUMER-II DATASHEET / X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP
STPCC4EEBC 制造商:STMicroelectronics 功能描述:CONS-II 100MHZ COM - Trays 制造商:STMicroelectronics 功能描述:MULTIFUNCTION PERIPHERAL, PBGA388