參數(shù)資料
型號： ST72E85A5G0
廠商： STMICROELECTRONICS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80
封裝： WINDOWED, CERAMIC, QFP- 80
文件頁數(shù)： 67/117頁
文件大?。?/td> 748K
代理商： ST72E85A5G0
53/117
ST7285C
SERIAL PERIPHERAL INTERFACE(Cont’d)
4.4.9 Serial Peripheral Data I/O Register (SPDR)
Address: see Memory Map
—
Read/Write
Reset Value: XXh
The Serial Peripheral Data I/O Register is used to
transmit and receive data on the serial bus. Only a
write to this register will initiate transmission/re-
ception of another byte and this will only occur in
the Master device. A Slave device writing to its
data I/O register will not initiate a transmission. Af-
ter having transmitted a byte of data, the SPIF sta-
tus bit is set in both the Master and Slave devices.
A write or read of the Serial Peripheral Data I/O
Register, after accessing the Serial Peripheral
Status Register with SPIF set, will clear SPIF.
During the clock cycle the SPIF bit is being set, a
copy of the received data byte in the shift register
is being moved to a buffer. When the user reads
the Serial Peripheral Data I/O Register, the buffer
is actually being read. During an overrun condi-
tion, when the Master device has sent several
bytes of data and the Slave device has not inter-
nally responded to clear the first SPIF, only the
first byte is contained in the receive buffer of the
Slave device; all others are lost. The user may
read the buffer at any time. The first SPIF must be
cleared by the time a second transfer of data from
the shift register to the read buffer is initiated, oth-
erwise an overrun condition will exist.
A write to the Serial Peripheral Data I/O Register is
not buffered, and data is placed directly in the shift
register for transmission.
The ability to access the Serial Peripheral Data I/O
Register is limited when a transmission is taking
place. Please refer to the description of the WCOL
and SPIF status bits in order to fully appreciate the
rules governing the use of the Serial Peripheral
Data I/O Register.
4.4.10
Single
Master
And
Multimaster
Configurations
There are two types of SPI systems, single Master
and Multimaster.
A typical Single Master system may be configured,
using one MCU as the Master and four others as
Slaves. The MOSI, MISO and SCK pins are all
wired to equivalent pins on each device. The Mas-
ter device generates the SCK clock, whereas the
Slave devices all receive it. Since the MCU Master
device is the bus Master, it internally controls the
function of its MOSI and MISO lines, thus writing
data to the Slave devices on the MOSI and read-
ing data from the Slave devices on the MISO lines.
The Master device selects the individual Slave de-
vices by using four pins of a parallel port to control
the four SS pins of the Slave devices. A Slave de-
vice is selected when the Master device pulls its
SS pin low. The SS pins are pulled high, thus dis-
abling the Slave devices during Reset, since the
Master device ports will be forced as inputs.
Note that Slave devices need not be enabled in a
mutually exclusive fashion, except in order to pre-
vent bus contention on the MISO lines. An exam-
ple of this is a write to several display drivers to
clear a display using a single I/O operation.
To ensure that proper data transmission takes
place between the Master device and a Slave de-
vice, the Master device may ask the Slave device
to respond by echoing a previously received data
byte (this data byte can be inverted, or at least be
different from the last one sent by the Master de-
vice). The Master device will always receive the
previous byte back from the Slave if all MISO and
MOSI lines are connected and the Slave has not
written its data I/O register. Other transmission se-
curity methods may be defined using ports as
handshake lines, or by means of data bytes con-
taining command fields.
A Multimaster system may also be configured by
the user. An exchange of Master control can be
implemented by adopting a handshake scheme
using the I/O ports, or by an exchange of code
messages via the Serial Peripheral Interface sys-
tem. The principal device controls are the MSTR
bit in the Serial Peripheral Control Register and
the MODF bit in the Serial Peripheral Status Reg-
ister.
70
XX
X
相關(guān)PDF資料
PDF描述
ST72F321J9T7 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F321J7T3 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F321J7T1 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F321J9T5 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F324BJ6B6 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72F260G1B5 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F260G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI/I2C/SCI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F260G1M6/TR 功能描述:8位微控制器 -MCU 8B MCU FLASH OR ROM MEMORY RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F262G1B5 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F262G1B6 功能描述:8位微控制器 -MCU 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*