- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385861 > SSTUA32864EG (NXP Semiconductors N.V.) Linear Voltage Regulator IC; Package/Case:8-MSOP; Current Rating:250mA; Leaded Process Compatible:No; Output Voltage Max:2.8V; Peak Reflow Compatible (260 C):No; Reel Quantity:2500; Voltage Regulator Type:Low Dropout (LDO) PDF資料下載
參數(shù)資料
| 型號： | SSTUA32864EG |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Linear Voltage Regulator IC; Package/Case:8-MSOP; Current Rating:250mA; Leaded Process Compatible:No; Output Voltage Max:2.8V; Peak Reflow Compatible (260 C):No; Reel Quantity:2500; Voltage Regulator Type:Low Dropout (LDO) |
| 中文描述： | 1.8伏配置的注冊緩沖的DDR2 - 667 RDIMM特別應用 |
| 文件頁數(shù)： | 9/19頁 |
| 文件大小： | 112K |
| 代理商： | SSTUA32864EG |
9397 750 14757
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 12 May 2005
9 of 19
Philips Semiconductors
SSTUA32864
1.8 V configurable registered buffer for DDR2-667 RDIMM applications
10. Characteristics
Table 6:
Recommended operating conditions; T
amb
= 0
°
C to +70
°
C; all voltages are referenced to GND (ground = 0 V);
unless otherwise specified.
Symbol
Parameter
Conditions
V
OH
HIGH-level output voltage
I
OH
=
6 mA; V
DD
= 1.7 V
V
OL
LOW-level output voltage
I
OL
= 6 mA; V
DD
= 1.7 V
I
I
input current
all inputs; V
I
= V
DD
or GND;
V
DD
= 2.0 V
I
DD
static standby current
RESET = GND; I
O
= 0 mA;
V
DD
= 2.0 V
static operating current
RESET = V
DD
; I
O
= 0 mA;
V
DD
= 2.0 V;
V
I
= V
IH(AC)
or V
IL(AC)
I
DDD
dynamic operating current per
MHz, clock only
V
I
= V
IH(AC)
or V
IL(AC)
; CK and
CK switching at 50 % duty cycle.
I
O
= 0 mA; V
DD
= 2.0 V
dynamic operating current per
MHz, per each data input,
1 : 1 mode
CK switching at 50 % duty cycle.
One data input switching at half
clock frequency, 50 % duty
cycle. I
O
= 0 mA; V
DD
= 2.0 V
dynamic operating current per
MHz, per each data input,
1 : 2 mode
CK switching at 50 % duty cycle.
One data input switching at half
clock frequency, 50 % duty
cycle. I
O
= 0 mA; V
DD
= 2.0 V
C
i
input capacitance, data inputs,
CSR
input capacitance, CK and CK
V
ICR
= 0.9 V; V
ID
= 600 mV;
V
DD
= 1.8 V
input capacitance, RESET
V
I
= V
DD
or GND; V
DD
= 1.8 V
Characteristics
Min
1.2
-
5
Typ
-
-
-
Max
-
0.5
+5
Unit
V
V
μ
A
-
-
100
μ
A
-
-
40
mA
RESET = V
DD
;
-
16
-
μ
A
RESET = V
DD
;
V
I
= V
IH(AC)
or V
IL(AC)
; CK and
-
11
-
μ
A
RESET = V
DD
;
V
I
= V
IH(AC)
or V
IL(AC)
; CK and
-
19
-
μ
A
V
I
= V
ref
±
250 mV; V
DD
= 1.8 V
2.5
-
3.5
pF
2
-
3
pF
2
-
4
pF
相關PDF資料 |
PDF描述 |
|---|---|
| SSTVN16859 | 13-bit 1:2 SSTL_2 registered buffer for DDR |
| SSTVN16859BS | 13-bit 1:2 SSTL_2 registered buffer for DDR |
| ST-114 | Downconverter Evaluatiuon Board |
| ST083S | INVERTER GRADE THYRISTORS Stud Version |
| ST083S08PFN1 | INVERTER GRADE THYRISTORS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUA32866 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications |
| SSTUA32866BHLF | 功能描述:IC REGIST BUFFER 25BIT DDR 96BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUA32866BHLFT | 功能描述:IC REGIST BUFFER 25BIT DDR 96BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUA32866BHMLF | 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96TFBGA - Bulk |
| SSTUA32866EC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications |
發(fā)布緊急采購，3分鐘左右您將得到回復。