參數(shù)資料
型號： SSTUA32864EG
廠商： NXP Semiconductors N.V.
元件分類： 基準(zhǔn)電壓源/電流源
英文描述： Linear Voltage Regulator IC; Package/Case:8-MSOP; Current Rating:250mA; Leaded Process Compatible:No; Output Voltage Max:2.8V; Peak Reflow Compatible (260 C):No; Reel Quantity:2500; Voltage Regulator Type:Low Dropout (LDO)
中文描述： 1.8伏配置的注冊緩沖的DDR2 - 667 RDIMM特別應(yīng)用
文件頁數(shù)： 10/19頁
文件大小： 112K
代理商： SSTUA32864EG
9397 750 14757
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 12 May 2005
10 of 19
Philips Semiconductors
SSTUA32864
1.8 V configurable registered buffer for DDR2-667 RDIMM applications
[1]
This parameter is not necessarily production tested.
[2]
Data inputs must be active below a minimum time of t
ACT(max)
after RESET is taken HIGH.
Data and clock inputs must be held at valid levels (not floating) a minimum time of t
INACT(max)
after RESET is taken LOW.
[3]
[1]
Includes 350 ps of test-load transmission line delay.
[2]
This parameter is not necessarily production tested.
Table 7:
Recommended operating conditions; T
amb
= 0
°
C to +70
°
C; V
DD
= 1.8 V
±
0.1 V; unless otherwise specified.
See
Figure 6
through
Figure 11
.
Symbol
Parameter
Conditions
f
clock
clock frequency
t
W
pulse duration, CK, CK HIGH or
LOW
t
ACT
differential inputs active time
t
INACT
differential inputs inactive time
t
su
setup time
DCS before CK
↑
, CK
↓
,
CSR HIGH
DCS before CK
↑
, CK
↓
,
CSR LOW
CSR, ODT, CKE, and data
before CK
↑
, CK
↓
t
h
hold time
DCS, CSR, ODT, CKE,
and data after CK
↑
, CK
↓
Timing requirements
Min
-
1
Typ
-
-
Max
450
-
Unit
MHz
ns
[1] [2]
-
-
-
-
10
15
-
ns
ns
ns
[1] [3]
-
0.7
0.5
-
-
ns
0.5
-
-
ns
0.5
-
-
ns
Table 8:
Recommended operating conditions; T
amb
= 0
°
C to +70
°
C; V
DD
= 1.8 V
±
0.1 V;
Class I, V
ref
= V
TT
= V
DD
×
0.5 and C
L
= 10 pF; unless otherwise specified. See
Figure 6
through
Figure 11
.
Symbol
Parameter
Conditions
f
MAX
maximum input clock frequency
t
PDM
propagation delay
CK and CK to output
t
PDMSS
propagation delay, simultaneous
switching
t
PHL
propagation delay
RESET to output
Switching characteristics
Min
450
Typ
-
-
-
Max
-
1.8
2.0
Unit
MHz
ns
ns
[1]
1.2
CK and CK to output
[1] [2]
-
-
-
3
ns
Table 9:
Recommended operating conditions; V
DD
= 1.8 V
±
0.1 V; unless otherwise specified.
Symbol
Parameter
dV/dt_r
rising edge slew rate
dV/dt_f
falling edge slew rate
dV/dt_
absolute difference between dV/dt_r
and dV/dt_f
Output edge rates
Conditions
Min
1
1
-
Typ
-
-
-
Max
4
4
1
Unit
V/ns
V/ns
V/ns
相關(guān)PDF資料
PDF描述
SSTVN16859 13-bit 1:2 SSTL_2 registered buffer for DDR
SSTVN16859BS 13-bit 1:2 SSTL_2 registered buffer for DDR
ST-114 Downconverter Evaluatiuon Board
ST083S INVERTER GRADE THYRISTORS Stud Version
ST083S08PFN1 INVERTER GRADE THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSTUA32866 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications
SSTUA32866BHLF 功能描述:IC REGIST BUFFER 25BIT DDR 96BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUA32866BHLFT 功能描述:IC REGIST BUFFER 25BIT DDR 96BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUA32866BHMLF 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96TFBGA - Bulk
SSTUA32866EC 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*