參數(shù)資料
型號： SI3220PPTX-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 65/112頁
文件大小： 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
標(biāo)準(zhǔn)包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3220
已供物品： 板，CD
Si3220/25 Si3200/02
56
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
3.15.3. Loop Closure Mask
The Dual ProSLIC implements a loop closure mask to
ensure mode change between ringing and active or on-
hook transmission without causing an erroneous loop
closure detection. The loop closure mask register,
LCRMASK, should be set such that loop closure
detection is ignored for the time (LCRMASK 1.25 ms/
LSB). The programmed time is set to mask detection of
transitional currents that occur when exiting the ringing
mode while driving a reactive load (i.e., 5 REN). A
typical setting is 80 ms (LCRMASK = 0x40).
3.15.4. Si3220 Ring Trip Detection
The Si3220 provides the ability to process a ring trip
event using an ac-based detection scheme. Using this
scheme eliminates the need to add dc offset to the
ringing signal, which reduces the total power dissipation
during the ringing state and maximizes the available
ringing amplitude. This scheme is valid for shorter loop
lengths only since it cannot reliably detect a ring trip
event if the off-hook line impedance overlaps the on-
hook impedance at 20 Hz.
Table 30. Recommended Values for Ring Trip Registers and RAM Addresses1
Ringing
Method
Ringing
Frequency
DC
Offset
Added?
RTPER
RTACTH
RTDCTH
RTACDB/
RTDCDB
Internal
(Si3220)
16–32 Hz
Yes
800/fRING
221 x RTPER
0.577(RTPER x VOFF)
See Note 2
No
800/fRING
1.59 x VRING,PK x RTPER
32767
33–60 Hz
Yes
2(800/
fRING)
221 x RTPER
0.577(RTPER x VOFF)
No
2(800/
fRING)
1.59 x VRING,PK x RTPER
32767
External
(Si3225)
16–32 Hz
Yes
800/fRING
32767
0.067 xRTPER xVOFF
33–60 Hz
Yes
2(800/
fRING)
32767
0.067 xRTPER xVOFF
Notes:
1. All calculated values should be rounded to the nearest integer.
2. Refer to Ring Trip Debounce Interval for RTACDB and RTDCDB equations.
Table 31. Register and RAM Locations Used for Ring Trip Detection
Parameter
Register/RAM
Mnemonic
Register/RAM
Bits
Programmable
Range
Resolution
Ring Trip Interrupt Pending
IRQVEC2
RTRIPS
Yes/No
N/A
Ring Trip Interrupt Enable
IRQEN2
RTRIPE
Enabled/Disabled
N/A
AC Ring Trip Threshold
RTACTH
RTACTH[15:0]
DC Ring Trip Threshold
RTDCTA
RTDCTH[15:0]
Ring Trip Sample Period
RTPER
RTPER[15:0]
Linefeed Shadow (monitor only)
LINEFEED
LFS[2:0]
N/A
Ring Trip Detect Status
(monitor only)
LCRRTP
RTP
N/A
AC Ring Trip Detect Debounce
Interval
RTACDB
RTACDB[15:0]
0 to 40.96 s
1.25 ms
DC Ring Trip Detect Debounce
Interval
RTDCDB
RTDCDB[15:0]
0 to 40.96 s
1.25 ms
Loop Current Sense
(monitor only)
ILOOP
ILOOP[15:0]
0 to 101.09 mA
See
相關(guān)PDF資料
PDF描述
MCP120-460GI/TO IC SUPERVISOR ACTIVE LOW TO-92
MCP120-450HI/TO IC SUPERVISOR ACTIVE LOW TO-92
MAX6439UTFIVD3+T IC BATTERY MON SNGL SOT23-6
MCP120-450GI/TO IC SUPERVISOR ACTIVE LOW TO-92
1838249-1 CONN MALE M12 3POS R/A 2M CABLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3220-X-FQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3220-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
Si3225-BQ 功能描述:電信線路管理 IC DUAL CH SLIC CODEC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3225DC0-EVB 功能描述:子卡和OEM板 Si3225 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*