參數(shù)資料
型號： SI3220PPTX-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 63/112頁
文件大?。?/td> 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
標(biāo)準(zhǔn)包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3220
已供物品： 板，CD
Si3220/25 Si3200/02
54
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
3.14.2. External Unbalanced Ringing
The
Si3225
supports
centralized,
battery-backed
unbalanced ringing schemes by providing a ringing
relay driver as well as inputs from an external ring trip
circuit. Using this scheme, line-card designers can use
the
Dual
ProSLIC
chipset
in
existing
system
architectures with minimal system changes.
3.14.3. Linefeed Overhead Voltage Considerations
During Ringing
The ringing mode output impedance allows ringing
operation
without
overhead
voltage
modification
(VOVR = 0). If an offset of the ringing signal from the
ring lead is desired, VOVR can be used for this
purpose.
3.14.4. Ringing Power Considerations
The total power consumption of the chipset using
internal ringing generation is dependent on the VDD
supply voltage, desired ringing amplitude, total loop
impedance, and ac load impedance (number of REN).
The following equations can be used to approximate the
total current required for each channel during ringing
mode:
where:
RLOAD = 7000/REN (for North America)
RLOOP = loop impedance
ROUT = ProSLIC output impedance = 320
IDD,OH =IDD overhead current
=22mA for VDD =3.3 V
=26mA for VDD =5V
3.15. Ring Trip Detection
A ring trip event signals that the terminal equipment has
transitioned to an off-hook state after ringing has
commenced, ensuring that the ringing signal is removed
before normal speech begins. The Dual ProSLIC is
designed to implement either an ac or dc-based internal
ring trip detection scheme or a combination of both
schemes.
The system design is flexible to address varying loop
lengths of different applications. An ac ring trip detection
scheme cannot reliably detect an off-hook condition
when sourcing longer loop lengths, as the 20 Hz ac
impedance of an off-hook long loop is indistinguishable
from a heavily-loaded (5 REN) short loop in the on-hook
state. Therefore, a dc ring trip detection scheme is
required when sourcing longer loop lengths.
The Si3220 can implement either an ac or dc-based ring
trip detection scheme depending on the application. The
Si3225 allows external dc ring trip detection when using
a
battery-backed
external
ringing
generator
by
monitoring the ringing feed path through two sensing
inputs on each channel. By monitoring this path, the
Dual ProSLIC detects a dc current flowing in the loop
once the end equipment has gone off-hook. Table 30
provides recommended register and RAM settings for
various applications, and Table 31 lists the register and
RAM addresses that must be written or monitored to
correctly detect a ring trip condition.
Figure 27 illustrates the internal functional blocks that
correctly detect and process a ring trip event. The
primary input to the system is the loop current sense
(ILOOP) value provided by the loop monitoring circuitry
and reported in the ILOOP RAM location register. The
ILOOP RAM location value is processed by the ISP
block when the LFS bits in the linefeed register indicate
the device is in the ringing state. The output of the ISP
then feeds into a pair of programmable, digital low-pass
filters, one for the ac ring trip detection path and one for
the dc path. The ac path also includes a full-wave
rectifier block prior to the LPF block. The outputs of
each low-pass filter block are then passed on to a
programmable ring trip threshold (RTACTH for ac
detection
and
RTDCTH
for
dc
detection).
Each
threshold block output is then fed to a programmable
debounce filter to ensure a valid ring trip event. The
output of each debounce filter remains constant unless
the input remains in the opposite state for the entire
period of time set using the ac and dc ring trip debounce
interval registers, RTACDB and RTDCDB. The outputs
of both debounce filter blocks are then ORed together. If
either the ac or the dc ring trip circuits indicate that a
valid ring trip event has occurred, the RTP bit is set.
Either the ac or dc ring trip detection circuits are
disabled by setting the respective ring trip threshold
sufficiently high so that it does not trip under any
condition. A ring trip interrupt is also generated if the
RTRIPE bit is enabled.
I
DD,AVE
V
RING,PK
Z
LOOP
-----------------------
2
---
I
DD,OH
+
=
I
BAT,AVE
V
RING,PK
Z
LOOP
-----------------------
2
---
=
V
RING,PK
V
RING,RMS
2
=
Z
LOOP
R
LOOP
R
LOAD
R
OUT
++
=
相關(guān)PDF資料
PDF描述
MCP120-460GI/TO IC SUPERVISOR ACTIVE LOW TO-92
MCP120-450HI/TO IC SUPERVISOR ACTIVE LOW TO-92
MAX6439UTFIVD3+T IC BATTERY MON SNGL SOT23-6
MCP120-450GI/TO IC SUPERVISOR ACTIVE LOW TO-92
1838249-1 CONN MALE M12 3POS R/A 2M CABLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3220-X-FQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3220-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
Si3225-BQ 功能描述:電信線路管理 IC DUAL CH SLIC CODEC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3225DC0-EVB 功能描述:子卡和OEM板 Si3225 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*