- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373394 > SI3012 (Electronic Theatre Controls, Inc.) 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT PDF資料下載
參數(shù)資料
| 型號： | SI3012 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| 中文描述： | 3.3伏催化裂化/ JATE直接訪問安排 |
| 文件頁數(shù)： | 34/64頁 |
| 文件大?。?/td> | 1740K |
| 代理商： | SI3012 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Si3038
34
Rev. 2.01
Slot 12: Modem GPIO Control
Slot 12 contains latency critical signals for the Si3014
and the GPIO of the Si3024. See Table 22.
Slots 3, 4, 6–9, 11: Not Used
The Si3038 always pads audio output frame slots 3, 4,
6–9, and 11 with 0s.
AC-Link Audio Input Frame (SDATA_IN)
The audio input frame data streams correspond to the
multiplexed bundles of all digital input data targeting the
AC’97 controller. This is the case with the audio output
frame; each AC-link audio input frame consists of 12
20-bit time slots. Slot 0 is a special reserved time slot
containing 16 bits that are used by the AC-link protocol
infrastructure.
Within slot 0, the first bit is a global bit (SDATA_IN slot
0, bit 15) that flags whether the Si3024 is in the Codec
Ready state or not. If the Codec Ready bit is a 0, the
Si3024 is not ready for normal operation. This condition
is normal following the deassertion of reset (e.g., while
the Si3024’s voltage references settle). When the AC-
link Codec Ready indicator bit is a 1, the AC-link and
Si3024 control and status registers are in a fully
operational state. The AC’97 controller must further
probe the Powerdown Control/Status register to
determine exactly which subsections, if any, are ready.
Before any attempts to put the Si3038 chipset into
operation, the AC’97 controller should poll the first bit in
the audio input frame (SDATA_IN slot 0, bit 15) for an
indication that the Si3024 is Codec Ready. When the
Si3024 is sampled Codec Ready, then the next 12 bit
positions sampled by the AC’97 controller indicate
which of the corresponding 12 time slots are assigned
to input data streams, and that they contain valid data.
Figure 31 illustrates the time slot-based AC-link
protocol.
A new audio input frame begins with a low to high
transition of SYNC. SYNC is synchronous to the rising
edge of BIT_CLK. On the next falling edge of BIT_CLK,
the Si3024 samples the assertion of SYNC. This falling
edge marks the time when both sides of AC-link are
aware of the start of a new audio frame.
On the next rising of BIT_CLK, the Si3024 transitions
SDATA_IN into the first bit position of slot 0 (Codec
Table 22. Slot 12
GPIO
Name
Sense
Description
GPIO15
LINE2_GPIO_B
in/out
GPIO pin B, Line 2
GPIO14
LINE2_GPIO_A
in/out
GPIO pin A, Line 2
GPIO13
LINE2_DLCS
in
Delta Loop Current Sense, Line 2
GPIO12
LINE2_CID
out
Caller ID path enable, Line 2
GPIO11
LINE2_RI
in
Ring Detect, Line 2
GPIO10
LINE2_OH
out
Off Hook, Line 2
GPIO9:6
Reserved
GPIO5
LINE1_GPIO_B
in/out
GPIO pin B, Line 1
GPIO4
LINE1_GPIO_A
in/out
GPIO pin A, Line 1
GPIO3
LINE1_DLCS
in
Delta Loop Current Sense, Line 1
GPIO2
LINE1_CID
out
Caller ID path enable, Line 1
GPIO1
LINE1_RI
in
Ring Detect, Line 1
GPIO0
LINE1_OH
out
Off Hook, Line 1
Vendor Optional
Bit 3
Reserved
Bit 2
LINE2_FDT
in
Frame Detect, Line 2
Bit 1
LINE1_FDT
in
Frame Detect, Line 1
Bit 0
GPIO_INT
in
GPIO state change
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI3012-KT | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3035 | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3034 | DESICCANT CLAY, 30G, PK400; RoHS Compliant: NA |
| SI3036 | Masking Tape; Tape Backing Material:Crepe Paper; Width:24mm; Roll Length:55m; Adhesive Material:Rubber; Color:Natural; Leaded Process Compatible:No; Pack Quantity:1 RoHS Compliant: Yes |
| SI3038 | Duct Tape; Tape Backing Material:PVC; Width:2"; Roll Length:50yard; Color:Gray; Features:Temperature-stable adhesive, Tears easily and evently by hand, leaves no stciky residue when removed RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI-3012KD | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:Surface-Mount, Low Current Consumption, Low Dropout Voltage Linear Regulator ICs |
| SI-3012KD-TL | 制造商:Sanken Electric Co Ltd 功能描述:IC REG LDO ADJ 1A TO-263-5 |
| SI-3012KM | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface Mount Low Current Consumption Low Dropout Voltage Linear Regulator ICs |
| SI-3012KS | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount, Low Current Consumption, Low Dropout Voltage |
| Si3012-KS | 功能描述:射頻無線雜項 Si3035 FCC/JATE DAA SSI interface RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。