- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373394 > SI3012 (Electronic Theatre Controls, Inc.) 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3012 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| 中文描述： | 3.3伏催化裂化/ JATE直接訪問(wèn)安排 |
| 文件頁(yè)數(shù)： | 22/64頁(yè) |
| 文件大小： | 1740K |
| 代理商： | SI3012 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
Si3038
22
Rev. 2.01
Initialization
When the Si3038 is initially powered up, the RESET pin
should be asserted. When the RESET pin is
deasserted, the registers will have default values. This
reset condition guarantees the line-side chip (Si3014) is
powered down with no possibility of loading the line (i.e.,
off-hook). An example initialization procedure is outlined
below:
1. Execute a register reset by writing (any value) to register
3Ch.
2. Program the desired sample rate with register 40h (42h).
See register 40h (42h) description on page 41 for
allowable sample rates.
3. Write 0x0000 to register 3Eh to power up the Si3038.
4. Wait for the Si3038 to complete power up. The lower 8 bits
indicate that the Si3038 is ready. If the Si3038 is
configured as line #1 codec, 3Eh[7:0] = 0x0F indicates
readiness. If the codec is configured as line #2,
3Eh[7:0] = 0x33 indicates readiness.
5. Program GPIO registers to desired modes (registers 4Ch–
54h).
6. Program DAC/ADC levels with register 46h (48h).
7. Program desired line interface parameters (i.e., DCT[1:0],
ACT, OHS, RT LIM[1:0], and Vol[1:0] as defined in
Table 19, “Country Specific Register Settings,” on
page 20.)
After this procedure is complete, the Si3038 is ready for
ring detection and off-hook operation.
AC-Link
AC-link is a bidirectional, fixed rate, serial PCM digital
stream. It handles multiple input and output audio
streams and control register accesses employing a
time-division multiplexing (TDM) scheme. The AC-link
architecture divides each audio frame into 12 outgoing
and 12 incoming data streams, each with 20-bit sample
resolution.
The AC-link serial interconnect defines a digital data
and control pipe between the controller and the codec.
The AC-link supports 12 20-bit slots at 48 kHz on
SDATA_IN and SDATA_OUT. The TDM “slot-based”
architecture supports a per-slot valid tag infrastructure
that is the source of each slot’s data sets or clears to
indicate the validity of the slot data within the current
frame. For modem AFE, data streams at a variety of
required sample rates can be supported.
Isolation Barrier
The Si3038 achieves an isolation barrier through low-
cost, high-voltage capacitors in conjunction with Silicon
Laboratories’ patented ISOcap signal processing
techniques. These techniques eliminate any signal
degradation due to capacitor mismatches, common
Slovakia
Slovenia
South Africa
South Korea
Spain
Sweden
Switzerland
Syria
1
Taiwan
1
Thailand
1
UAE
United Kingdom
USA
Yemen
Note:
1.
See "DC Termination Considerations" on page 24 for more information.
2.
CTR21 includes the following countries: Austria, Belgium, Denmark, Finland, France, Germany, Greece,
Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland, and the
United Kingdom.
3.
Supported for loop current
≥
20 mA.
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
10
10
10
10
11
11
11
01
01
01
10
11
10
10
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
00
00
00
00
11
11
11
00
00
00
00
11
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
0 or 1
0 or 1
0 or 1
0
0
0
0
0 or 1
0
0
Table 19. Country Specific Register Settings (Continued)
Register
Country
5Ch
62h
OHS
ACT
DCT[1:0]
RZ
RT
LIM[1:0] VOL[1:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI3012-KT | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3035 | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3034 | DESICCANT CLAY, 30G, PK400; RoHS Compliant: NA |
| SI3036 | Masking Tape; Tape Backing Material:Crepe Paper; Width:24mm; Roll Length:55m; Adhesive Material:Rubber; Color:Natural; Leaded Process Compatible:No; Pack Quantity:1 RoHS Compliant: Yes |
| SI3038 | Duct Tape; Tape Backing Material:PVC; Width:2"; Roll Length:50yard; Color:Gray; Features:Temperature-stable adhesive, Tears easily and evently by hand, leaves no stciky residue when removed RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI-3012KD | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:Surface-Mount, Low Current Consumption, Low Dropout Voltage Linear Regulator ICs |
| SI-3012KD-TL | 制造商:Sanken Electric Co Ltd 功能描述:IC REG LDO ADJ 1A TO-263-5 |
| SI-3012KM | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface Mount Low Current Consumption Low Dropout Voltage Linear Regulator ICs |
| SI-3012KS | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount, Low Current Consumption, Low Dropout Voltage |
| Si3012-KS | 功能描述:射頻無(wú)線雜項(xiàng) Si3035 FCC/JATE DAA SSI interface RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。