- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374749 > SDA9400 (MICRONAS SEMICONDUCTOR HOLDING AG) Scan Rate Converter using Embedded DRAM Technology Units PDF資料下載
參數(shù)資料
| 型號(hào)： | SDA9400 |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Scan Rate Converter using Embedded DRAM Technology Units |
| 中文描述： | 掃描頻率轉(zhuǎn)換器采用嵌入式DRAM技術(shù)股 |
| 文件頁(yè)數(shù)： | 45/94頁(yè) |
| 文件大?。?/td> | 1180K |
| 代理商： | SDA9400 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)
SDA 9400
Micronas
45
Preliminary Data Sheet
In case of external synchronization (EXSYN=1), no VOUT signal is generated. The SDA 9400
needs in this case an external V-Sync (VEXT). The polarity of the VEXT signal as well as of the
VOUT signal is programmable by the parameter VOUTPOL. In case of external synchronization the
VOUT generator has to be set to the locked-mode (see also
Output sync controller (OSC)
on page
40).
The VOUT signal has a delay of two CLKOUT clocks to the HOUT signal or in case of interlaced a
delay of a half line plus two CLKOUT clocks.
Output write parameter
Switching from H-and-V-freerunning to H-and-V-locked mode
In H-and-V-freerunning mode, generally, the phase of the generated synchronization raster has no
correlation to the input raster. A hard switch from the H-and-V-freerunning mode to the H-and-V-
locked mode therefore would cause visible synchronization artefacts. To avoid these problems the
SDA 9400 enlarges the line and the field lengths of the output sync signals HOUT and VOUT in a
defined procedure to enable an unvisible synchronization of the freerunning output to the input.
For vertical synchronization the maximum synchronization time is 260 ms for interlaced and 520 ms
for progressive display modes. Horizontal synchronization is performed in a maximum time of 50
ms. To get the best performance it is recommended to change at first the vertical and after the
mentioned delay times the horizontal mode from free running to locked.
110
5
14
7
1.4 (7/5)
50-> 140 Hz interlaced,
50->70 Hz progressive
50->150 Hz interlaced
50->75 Hz progressive
111
2
6
3
1.5 (3/2)
Parameter
Subaddress
Description
VOUTFR
1: freerun
0: locked
mode
EXSYN
1: on
0: off
CONV
RMODE
1: progressive
0: interlaced
14h
VOUT generator mode select
14h
External synchronization select
15h
14h
CONV defines the scan rate conversion mode
Raster mode
CONV
RMODE = 0
RMODE = 1
Factor
MODE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA9410-B13 | Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | Display Processor and Scan Rate Converter |
| SDA9488X | Cost-effective Picture-In-Picture ICs |
| SDA9588X | Cost-effective Picture-In-Picture ICs |
| SDA9489X | PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9401 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9410-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter |
| SDA9488X | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs |
| SDA9489X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。