- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374749 > SDA9400 (MICRONAS SEMICONDUCTOR HOLDING AG) Scan Rate Converter using Embedded DRAM Technology Units PDF資料下載
參數(shù)資料
| 型號： | SDA9400 |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Scan Rate Converter using Embedded DRAM Technology Units |
| 中文描述： | 掃描頻率轉(zhuǎn)換器采用嵌入式DRAM技術股 |
| 文件頁數(shù)： | 13/94頁 |
| 文件大?。?/td> | 1180K |
| 代理商： | SDA9400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
SDA 9400
Micronas
13
Preliminary Data Sheet
Field detection and VIN delay
Input write parameter
In case of non-standard signals the field order is indeterminate (e.g. AAA... , BBB... , AAABAAAB...,
etc.). Therefore a special filtering algorithm is implemented, which can be switched on by the
parameter VCRMODE. It is recommended to set the parameter VCRMODE=1. In other case
(VCRMODE=0) an additional internal signal VTSEQ is generated. This signal goes high
(VTSEQ=1), if at least the last two fields were identical. Due to the fixed storage places of the fields
in the internal memory block, this information is necessary for the scan rate conversion processing
(see also
Output sync controller (OSC)
on page 40, it is recommended in case of VCRMODE=0 to
choose an adaptive operation mode).
The OPDEL parameter is used to adjust the outgoing V-Sync VOUT in relation to the incoming
delayed V-Sync VIN. In case of 50 Hz to 100 Hz interlaced scan rate conversion the OPDEL
parameter should be greater than half the number of lines of a field plus the internal processing
delay (8 lines).
Parameter
[Default value]
Subaddress
Description
VINDEL
[0]
FIEINV
1: Field A=1
0: Field A=0
[0]
VCRMODE
1: on
0: off
[1]
01h
Delay of the incoming V-Sync VIN (must be adjusted
depending on the delay of the HIN signal)
Inversion of the internal field polarity
00h
00h
In case of non standard interlaced signals (VCR, Play-
Stations) a filtering of the internal field signal has to be
done (should also be used for normal TV signals)
H1
H2
VIN
Ffd
Vd
CLK1
(VINDEL * 128 + 1) * Tclk1
Field 1(A)
Vd
Field 2(B)
Ffd
x
x
(VINDEL * 128 + 1) * Tclk1
VIN
f
相關PDF資料 |
PDF描述 |
|---|---|
| SDA9410-B13 | Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | Display Processor and Scan Rate Converter |
| SDA9488X | Cost-effective Picture-In-Picture ICs |
| SDA9588X | Cost-effective Picture-In-Picture ICs |
| SDA9489X | PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9401 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9410-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter |
| SDA9488X | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs |
| SDA9489X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。