
SAA7160_1
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 25 February 2008
36 of 57
NXP Semiconductors
SAA7160
PCI Express based audio and video bridge
–
Overflow interrupt
Indicates that a buffer overflow has occurred in the corresponding DMA channel. It
should be noted that overflow interrupts are only generated for the AV DMA
channels (i.e. DMA channel 1 to 12).
Unmapped TC interrupt
The unmapped TC interrupt indicates the MMU dropped data packet with unmapped
TC.
AV interrupts
An AV interrupt indicates an interrupt event in the associated AV input (i.e. VIP, FGPI
or AI). An AV interrupt remains asserted HIGH until the interrupt status has been
cleared.
External interrupts from GPIO
External interrupts are assumed to be edge sensitive with programmable edge
polarity (i.e. rising and falling edge). Furthermore, external interrupts are assumed to
be asynchronous to the MSI clock domain and are synchronized internally before they
are actually being used. This imposes the constraint that an external interrupt must be
kept asserted for at least three MSI clock cycles to ensure proper synchronization.
In the event of simultaneous interrupts only one interrupt request can be served at the
same time.
6.3 Memory management unit
The MMUs’ main task is to translate the virtual, logical addresses of the DMA data packet
into the physical addresses that are used by the operating system. The virtual address
space is 32 bit, while the physical address space is 64 bit.
The main features of the MMU are:
Logical to physical address mapping
–
32-bit logical address
–
64-bit physical address: for legacy systems with 32-bit addressing, can be selected
for MMU physical address requirements
–
Support for 12 DMA channels
Support for multiple buffering
–
Managing address transfer for 8 buffer DMA handling
–
Maximum 8 memory buffers => 8 page table addresses per DMA channel =>
12
×
8 PTA
Support for buffer sizes larger than 2 MB
Support pre-fetching from page table to reduce latency
–
8 page table entries for 64-bit addressing
The virtual to physical address mapping is defined by the operating system using
so-called page tables. A page table is a 4 kB space in system memory. Each entry in a
page table contains the physical base address for 4 kB page of contiguous memory.