- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA4998H (NXP Semiconductors N.V.) Field and line rate converter with noise reduction and embedded memory PDF資料下載
參數(shù)資料
| 型號： | SAA4998H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Field and line rate converter with noise reduction and embedded memory |
| 中文描述： | 場和符合降噪和嵌入式存儲器率轉(zhuǎn)換器 |
| 文件頁數(shù)： | 9/39頁 |
| 文件大?。?/td> | 175K |
| 代理商： | SAA4998H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
2004 Feb 18
9
Philips Semiconductors
Product specification
Field and line rate converter with noise
reduction and embedded memory
SAA4998H
IE
V
DDD
V
SSD
REF
YF7
YF6
V
SSE
YF5
YF4
YF3
YF2
YF1
YF0
V
DDE
UVF7
UVF6
UVF5
UVF4
V
SSE
CLK32
V
DDS
V
SSS
V
DDD
V
SSD
UVF3
UVF2
V
SSA
V
DDA
UVF1
UVF0
VD
YG7/DPIP7
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
input
supply
ground
input
output
output
ground
output
output
output
output
output
output
supply
output
output
output
output
ground
input
supply
ground
supply
ground
output
output
ground
supply
output
output
input
output/input
input enable for PIP mode
core supply voltage (1.8 V)
core ground
read enable input for bus F and G; note 4
bus F luminance output bit 7 (MSB)
bus F luminance output bit 6
ground of output pads
bus F luminance output bit 5
bus F luminance output bit 4
bus F luminance output bit 3
bus F luminance output bit 2
bus F luminance output bit 1
bus F luminance output bit 0 (LSB)
supply voltage of output pads (3.3 V)
bus F chrominance output bit 7 (MSB)
bus F chrominance output bit 6
bus F chrominance output bit 5
bus F chrominance output bit 4
ground of output pads
system clock input (32 MHz)
supply voltage of the internal SRAMs (1.8 V)
ground of the internal SRAMs
core supply voltage (1.8 V)
core ground
bus F chrominance output bit 3
bus F chrominance output bit 2
analog ground of the internal PLL
analog supply voltage of the internal PLL (1.8 V)
bus F chrominance output bit 1
bus F chrominance output bit 0 (LSB)
vertical display synchronization input (reset for field memories)
PIP mode disabled: bus G luminance output bit 7 (MSB);
PIP mode enabled: PIP data input bit 7 (MSB)
supply voltage of the internal field memories (1.8 V)
field memory ground
V
DDM
V
SSM
96
97
supply
ground
SYMBOL
PIN
TYPE
DESCRIPTION
(1)(2)(3)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA5246 | 10K OHM 0.1% 1/16W CHP RES (0603) 103 |
| SAA5246A | Integrated VIP and Teletext IVT1.0 |
| SAA5246AGP | Integrated VIP and Teletext IVT1.0 |
| SAA5246AP | Integrated VIP and Teletext IVT1.0 |
| SAA5249GP | Integrated VIP and Teletext with Background Memory Controller IVT1.1BMCX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA50 | 制造商:Anglo Adhesives 功能描述:RS STRUCT ACRYLC ADH 50ML |
| SAA5191 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Teletext video processor |
| SAA5231 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Teletext video processor |
| SAA5233 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual standard PDC decoder |
| SAA5233P | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual standard PDC decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。