參數(shù)資料
型號: SAA4998H
廠商: NXP Semiconductors N.V.
英文描述: Field and line rate converter with noise reduction and embedded memory
中文描述: 場和符合降噪和嵌入式存儲器率轉換器
文件頁數(shù): 20/39頁
文件大?。?/td> 175K
代理商: SAA4998H
2
2
P
P
F
r
S
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Control3
OddLeft
028
write
F
X interlace (
even or odd
) phase of the field which is written to the left
line memory tree (left MPRAM)
enables writing luminance from de-interlacer in original field memory
(FM2), otherwise recirculation of luminance that is just read from FM2
(
recirculate or update
)
enables writing luminance from de-interlacer in interpolated field
memory (FM3), otherwise recirculation of luminance that is just read
from FM3 (
recirculate or update
)
Enables writing in temporal prediction memory (
keep or update
);
FillTPM should be set to ‘keep’ in single memory film mode, in those
output fields where FM1 and FM2 contain the same motion phase.
FillTPM should be set to ‘update’ in all other situations.
Set vertical vector offset of DNR (
0, +1,
or
1
) frame lines; vertical
offset of the right line memory tree with respect to the left line memory
tree, before the swap action. A higher offset value means: on the right
memory tree access to less delayed video lines is taken; in interlaced
video operation, the vertical offset will be
1 with an odd field on the
left side and +1 with an even field on the left. With non-interlaced
input, vertical offset should be constantly logic 0; in film mode, vertical
offset is dynamically switched between +1, 0 and
1. It should be
noted that the signal OddFM1 is used to determine this offset.
Select output mode of bus G;
00
= normal single output mode (bus G
in 3-state),
01
= output of motion vectors to UVG (motion_x on U and
motion_y on V),
10
= copy bus F to G,
11
= double output, disabling
vertical peaking. Only when double output is selected, the MatrixOn
bit in register Control1 should be set, otherwise it needs to be cleared.
OrigFmEnY
X
IntpFmEnY
X
FillTPM
X
VertOffsDNR
X X
BusGControl
S
X X
Upconversion
Upconv1
UpcShFac
029
write; F
X X X X X X temporal interpolation factor used in luminance upconverter; value
ranges from
0
(for current field position)
to 32
(for previous field
position)
NAME
SNERT
ADDRESS
(HEX)
READ/
WRITE
(1)
7
6
5
4
3
2
1
0
DESCRIPTION
(2)
相關PDF資料
PDF描述
SAA5246 10K OHM 0.1% 1/16W CHP RES (0603) 103
SAA5246A Integrated VIP and Teletext IVT1.0
SAA5246AGP Integrated VIP and Teletext IVT1.0
SAA5246AP Integrated VIP and Teletext IVT1.0
SAA5249GP Integrated VIP and Teletext with Background Memory Controller IVT1.1BMCX
相關代理商/技術參數(shù)
參數(shù)描述
SAA50 制造商:Anglo Adhesives 功能描述:RS STRUCT ACRYLC ADH 50ML
SAA5191 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Teletext video processor
SAA5231 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Teletext video processor
SAA5233 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual standard PDC decoder
SAA5233P 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual standard PDC decoder