- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365450 > S71WS512NA0BFWZZ2 (Spansion Inc.) Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt PDF資料下載
參數(shù)資料
| 型號(hào)： | S71WS512NA0BFWZZ2 |
| 廠商： | Spansion Inc. |
| 英文描述： | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| 中文描述： | 堆疊式多芯片產(chǎn)品（MCP）的閃存和移動(dòng)存儲(chǔ)芯片的CMOS 1.8伏特 |
| 文件頁數(shù)： | 56/142頁 |
| 文件大小： | 1996K |
| 代理商： | S71WS512NA0BFWZZ2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁
56
S29WSxxxN MirrorBit Flash Family For Multi-chip Products (MCP)
S71WS512NE0BFWZZ_00_ A1 June 28, 2004
A d v a n c e I n f o r m a t i o n
When the Embedded Program algorithm is complete, the device then returns to
the read mode and addresses are no longer latched. The system can determine
the status of the program operation by using DQ7 or DQ6. Refer to the Write Op-
eration Status section for information on these status bits.
Any commands written to the device during the Embedded Program Algorithm
are ignored.
Note that the SecSi Sector, autoselect, and CFI functions are
unavailable when a program operation is in progress.
Note that a
hard-
ware reset
immediately terminates the program operation. The program
command sequence should be reinitiated once the device has returned to the
read mode, to ensure data integrity.
Programming is allowed in any sequence and across sector boundaries. Program-
ming to the same word address multiple times without intervening erases is
limited. For such application requirements, please contact your local Spansion
representative.
Any word cannot be programmed from “0” back to a “1.”
Attempting to do so may cause the device to set DQ5 = 1, or cause the DQ7 and
DQ6 status bits to indicate the operation was successful. However, a succeeding
read will show that the data is still “0.” Only erase operations can convert a “0”
to a “1.”
Write Buffer Programming Command Sequence
Write Buffer Programming Sequence allows for faster programming compared to
the standard Program Command Sequence. Write Buffer Programming allows the
system to write 32 words in one programming operation. See the "
Write Buffer
Programming Operation
" section for the program command sequence.
Table 18. Write Buffer Command Sequence
Sequence
Address
555
2AA
Data
00AA
0055
0025h
Comment
Unlock Command 1
Unlock Command 2
Write Buffer Load
Specify the Number of Program
Locations
Not required in the Unlock Bypass mode
Same as above
Starting Address
Starting Address
Word Count
Number of locations to program minus 1 (must be
32 - 1 = 31)
All addresses must be within write-buffer-page
boundaries, but do not have to be loaded in any
order
Load 1st data word
Starting Address
Program Data
Load next data word
Write Buffer
Location
...
Write Buffer
Location
Program Data
Same as above
...
...
Same as above
Load last data word
Program Data
Same as above
Write Buffer Program Confirm
Sector Address
0029h
This command must follow the last write buffer
location loaded, or the operation will ABORT
Device goes busy
Status monitoring through DQ
pins (Perform Data Bar Polling on
the
Last Loaded Address
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71WS512N80BAEZZ0 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BAEZZ2 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BAEZZ3 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BAIZZ0 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BAIZZ2 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71WS512NA0BFWZZ3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512NB0BAEZZ0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512NB0BAEZZ2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512NB0BAEZZ3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512NB0BAIZZ0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。