
S5T8701
FLEX
TM
ROAMING DECODER II
57
Table 31 on page 60 shows the sequence of packets received by the host. The S5T8701 processes the FLEX
signal one block at a time, and one phase at a time. Thus, the address and vector information in block 0 phase A
is sent to the host in packets 1 - 3. Then information in block 0 phase C, two block information words and one
long address, is sent to the host in packets 4-6. Packets 7 - 18 correspond to information in block 1, processed in
phase A first and phase C second.
Table 31: FLEX DECODER PACKET SEQUENCE
PACKET
1st
2nd
3rd
PACKET TYPE
ADDRESS
ADDRESS
VECTOR
PHASE
A
A
A
WORD NUMBER
N.A. (7)
N.A. (8)
7
COMMENT
Address 1 has a vector located at WN 7
Address 2 has a vector located at WN 8
Vector for Address 1: Message Words located
at WN =9 to 11, phase A
If BIWs enabled, then BIW packet sent
If BIWs enabled, then BIW packet sent
Long Address 3 has a vector beginning in
word 10 of phase C
Vector for Address 2: Message Words located
at WN = 12 to 15, phase A
Message information for Address 1
Message information for Address 1
Message information for Address 1
Message information for Address 2
Message information for Address 2
Message information for Address 2
Message information for Address 2
Vector for Long Address 3: Message Words
located at WN = 14 - 15, phase C
Second word of Long Vector is first message
information word of Address 3
Message information for Address 3
Message information for Address 3
4th
5th
6th
BIW
BIW
LONG
ADDRESS
VECTOR
C
C
C
N.A.
N.A.
N.A. (10)
7th
A
8
8th
9th
10th
11th
12th
13th
14th
15th
MESSAGE
MESSAGE
MESSAGE
MESSAGE
MESSAGE
MESSAGE
MESSAGE
VECTOR
A
A
A
A
A
A
A
C
9
10
11
12
13
14
15
10
16th
MESSAGE
C
11
17th
18th
MESSAGE
MESSAGE
C
C
14
15
The first message is built by relating packets 1, 3, and 8 - 10. The second message is built by relating packets 2,
7 and 11 - 14. The third message is built by relating packets 6 and 15 - 18. Additionally, the host may process
block information in packets 4 and 5 for time setting information.