- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365429 > S5T8701 (SAMSUNG SEMICONDUCTOR CO. LTD.) FLEX ROAMING DECODER II PDF資料下載
參數(shù)資料
| 型號： | S5T8701 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | FLEX ROAMING DECODER II |
| 中文描述： | FleX創(chuàng)建漫游解碼器二 |
| 文件頁數(shù)： | 52/70頁 |
| 文件大小： | 506K |
| 代理商： | S5T8701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
FLEX
TM
ROAMING DECODER II
S5T8701
52
APPENDIX A : APPLICATION NOTES
RECEIVER CONTROL
Introduction
The S5T8701 has 8 programmable receiver control lines (
S0
-
S7
). The host has control of the receiver warm up
and shut down timing as well as all of the various settings on the control lines through configuration registers on
the S5T8701. The configuration registers for most settings allow the host to configure what setting is applied to
the control lines. how long to apply the setting, and if the
LOBAT
input pin is polled before changing from the
setting. With this programmability, the S5T8701 should be able to interface with many off-the-shelf receiver ICs.
When using the internal demodulator (i.e. when the
IDE
bit of the configuration packet is set), the
S0
pin
becomes the input for the demodulator and the
S0
register setting in the receiver control configuration packets
controls the tracking mode of the peak and valley detectors for the internal data slicer. When the
S0
bit is set in a
receiver setting, the internal data slicer will be in fast track mode. When
S0
bit is cleared in a receiver setting, the
internal data slicer will be in slow track mode. For details on the configuration of the receiver control settings, see
"
Receiver Control Configuration Packets
"
on page 30.
Receiver Settings at Reset
The receiver control ports are three-state outputs which are set to the high-impedance state when the S5T8701 is
reset and until the corresponding
FRS
bit in the Receiver Line Control Packet is set or until the S5T8701 is turned
on by setting the
ON
bit in the Control Packet. This allows the designer to force the receiver control lines to the
receiver off setting with external pull-up or pull-down resistors before the host can configure these settings in the
S5T8701. When the S5T8701 is turned on, the receiver control ports are driven to the settings configured by the
"
Receiver Control Configuration Packets
"
on page 30 until the S5T8701 is reset again.
Automatic Receiver Warm Up Sequence
The S5T8701 allows for up to 6 steps associated with warming up the receiver. When the S5T8701 automatically
turns on the receiver, it starts the warm up sequence 160ms before it requires valid signals at the
EXTS0
and
EXTS1
input pins. (or the equivalent internal signals when using the internal demodulator/data slicer). The first
step of the warm up sequence involves leaving the receiver control lines in the
"
Off
"
state for the amount of time
programmed for
"
Warm Up Off Time
"
. At the end of the
"
Warm Up Off Time
"
, the first warm up setting, if
enabled, is applied to the receiver control lines for the amount of time programmed for that setting. Each
subsequent warm up setting is applied to the receiver control lines for their corresponding time until a disabled
warm up setting is found. At the end of the last used warm up setting, the
"
1600sps Sync Setting
"
or the
"
3200sps Sync Setting
"
is applied to the receiver control lines depending on the current state of the S5T8701.
The sum total of all of the used warm up times and the
"
Warm Up Off Time
"
must not exceed 160ms. If it
exceeds 160ms, the S5T8701 will execute the receiver shut down sequence at the end of the 160ms warm up
period. The receiver warm up sequence while decoding when all warm up settings are enabled is shown in figure
11 on page 56.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5T8702 | FEEX ALPHANUMERIC DECODER II |
| S5T8702X01-E0R0 | FEEX ALPHANUMERIC DECODER II |
| S5T8803A01-D0B0 | DIODE ZENER SINGLE 500mW 30Vz 4.2mA-Izt 0.05 0.1uA-Ir 23 SOD-123 3K/REEL |
| S5T8803A01-S0B0 | DIODE ZENER SINGLE 200mW 30Vz 4.2mA-Izt 0.05 0.1uA-Ir 23 SOD-323 3K/REEL |
| S5T8803A | 10 CH PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5T8701X01-E0R0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLEX ROAMING DECODER II |
| S5T8702 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FEEX ALPHANUMERIC DECODER II |
| S5T8702X01-E0R0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FEEX ALPHANUMERIC DECODER II |
| S5T8803A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10 CH PLL |
| S5T8803A01-D0B0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10 CH PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。