參數(shù)資料
型號： S5H1420
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： Channel Decoder for DVB-S/DSS
中文描述： 頻道解碼器DVB-S/DSS
文件頁數(shù)： 13/31頁
文件大?。?/td> 849K
代理商： S5H1420
S5H1420
DBS Channel Decoder for DVB-S/DSS
-13
3.5 Front end interfaces
3.5.1 I
2
C interface
The standard I
C protocol is used whereby the first byte is Hex A0 for a write operation, or Hex A1 for a
read operation.
3.5.2 Write operation
The byte sequence is as follows:
■
the first byte gives the device Address plus the direction bit (R/W = 0).
■
the second byte contains the internal Address of the first register to be accessed.
■
the next byte is written in the internal register. Following bytes (if any) are written in successive
internal registers.
■
the transfer lasts until stop conditions are encountered.
■
the S5H1420 acknowledges every byte transfer.
3.5.3 Read operation
The Address of the first register to read is programmed in a write operation without data, and
terminated by the stop condition. Then, another start is followed by the device Address and R/W= 1. All
following bytes are now data to be read at successive positions starting from the initial Address. Figure
2 shows the I
C Normal Mode Write and Read Registers.
Figure 2
: I
2
C Read and Write operations in Mode
Write register 0 to 3 with AA, BB, CC, and DD
Read register 2 and 3
3.5.4 Identification register
The Identification Register (at Address Hex 00) gives the release number of the circuit.
The content of this register at reset is presently (Hex02)
3.5.5 Sampling frequency
The S5H1420 converts the analog inputs into digital 6 bit I and Q flow. The sampling frequency is
f
clk
which is derived from an external reference described in Section 3.5.6 ‘Clock generation’. The
maximum value of fclk is 90 MHz.
The sampling causes the repetition of the input spectrum at each integer multiple of
f
clk
One has to
ensure that no frequency component is folded in the useful signal bandwidth of
f
sym
(1+
α
)/2 where
f
sym
is the symbol frequency, and
α
is the roll-off value.
3.5.6 Clock generation
An integrated PLL is the circuit synchronizing an output signal (generated by a VCO with a reference
signal in frequency as well as in phase. In this application, it includes the following basic blocks. The
phase frequency detector to detect the phase difference between the reference frequency and the
output frequency (after division) and to control the charge pumps voltage. Register setting can program
the desired frequency.
f
out
= (
m
×
f
in
)/ (
p
×
s
)
f
in
: input frequency,
m
=M+8,
p
=P+2,
s
=2^S
M: Register 03, P: Register 04 [5:0], S: Register 04[7:6]
Samsung Electronics Co, Ltd. Proprietary Information
相關(guān)PDF資料
PDF描述
S5K3A1EA (1/3” SXGA CMOS Image Sensor)
S5K3A1EA01 (1/3” SXGA CMOS Image Sensor)
S5K3A1EA02 (1/3” SXGA CMOS Image Sensor)
S5K3A1EA03 (1/3” SXGA CMOS Image Sensor)
S5K3A1EA13 (1/3” SXGA CMOS Image Sensor)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5H1420X01 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Channel Decoder for DVB-S/DSS
S-5-H-16.4-D 制造商:Interconnect Devices Inc (IDI) 功能描述:S-5-H-16.4-D S/C 制造商:Interconnect Devices Inc (IDI) 功能描述:PROBE
S-5-H-16.4-D S/C 功能描述:觸點探頭 HEADED SERRATED RoHS:否 制造商:IDI 類型:Probes 尖端類型:Spherical Radius 長度:8.26 mm 電流額定值:10 A 彈力:2.3 oz 行程:1.52 mm 系列:101050
S5H16.4G 制造商:Interconnect Devices Inc (IDI) 功能描述:SPRING CONTACT PROBE PCB 制造商:Interconnect Devices Inc (IDI) 功能描述:SPRING CONTACT PROBE, PCB 制造商:Interconnect Devices Inc (IDI) 功能描述:SPRING CONTACT PROBE, PCB; Connector Type:Test Point; Connector Tip Style:Waffle; Current Rating:5A; Overall Length:36.07mm; Spring Force Initial:2.8oz; Spring Force Working Travel:16.4oz; Centerline Spacing:4.75mm; Length:1.420" ;RoHS Compliant: Yes
S-5-H-16.4-G 制造商:Interconnect Devices Inc (IDI) 功能描述:GLD PLTD WAFFLE, SIZE 5, SPRING FORCE 8OZ@.170 TRAVEL, GLD PLT PLUNGER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*