參數(shù)資料
型號: S5935TFC
廠商: APPLIEDMICRO INC
元件分類: 總線控制器
英文描述: PCI Product
中文描述: PCI BUS CONTROLLER, PQFP208
封裝: TQFP-208
文件頁數(shù): 9/204頁
文件大小: 1897K
代理商: S5935TFC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁
S5935 – PCI Product
Revision 1.02 – June 27, 2006
Data Book
AMCC Confidential and Proprietary
DS1527 9
LIST OF FIGURES
Figure 1. S5935 Block Diagram ............................................................................................................................... 3
Figure 2. ................................................................................................................................................................ 14
Figure 3. ................................................................................................................................................................ 18
Figure 4. ................................................................................................................................................................ 19
Figure 5. ................................................................................................................................................................ 20
Figure 6. S5933 Pin Assignment ........................................................................................................................... 21
Figure 7. S5935 Signal Pins .................................................................................................................................. 23
Figure 8. Vendor Identification Register ................................................................................................................. 34
Figure 9. Device Identification Register ................................................................................................................. 35
Figure 10. PCI Command Register ........................................................................................................................ 36
Figure 11. PCI Status Register .............................................................................................................................. 38
Figure 12. Revision Identification Register ............................................................................................................ 40
Figure 13. .............................................................................................................................................................. 41
Figure 14. Cache Line Size Register ..................................................................................................................... 45
Figure 15. Latency Timer Register ......................................................................................................................... 46
Figure 16. Header Type Register ........................................................................................................................... 47
Figure 17. Built-In Self Test Register ..................................................................................................................... 48
Figure 18. Base Address Register — Memory ....................................................................................................... 49
Figure 19. Expansion ROM Base Address Register .............................................................................................. 53
Figure 20. Interrupt Line Register .......................................................................................................................... 55
Figure 21. Interrupt Pin Register ............................................................................................................................ 56
Figure 22. Minimum Grant Register ....................................................................................................................... 57
Figure 23. Maximum Latency Register .................................................................................................................. 58
Figure 24. PCI Controlled Bus Master Write Address Register ............................................................................. 62
Figure 25. PCI Controlled Bus Master Write Transfer Count Register ................................................................... 63
Figure 26. PCI Controlled Bus Master Read Address Register ............................................................................. 64
Figure 27. PCI Controlled Bus Master Read Transfer Count Register .................................................................. 65
Figure 28. Mailbox Empty/Full Status Register ...................................................................................................... 66
Figure 29. Interrupt Control/Status Register .......................................................................................................... 68
Figure 30. FIFO Management and Endian Control Byte ........................................................................................ 69
Figure 31. Bus Master Control/Status Register ..................................................................................................... 72
Figure 32. Add-On Controlled Bus Master Write Address Register ....................................................................... 78
Figure 33. Add-On Controlled Bus Master Read Address Register ....................................................................... 80
Figure 34. Add-On Mailbox Empty/Full Status Register ......................................................................................... 81
Figure 35. Add-On Interrupt Control/Status Register ............................................................................................. 83
Figure 36. Add-On General Control/Status Register ............................................................................................. 86
Figure 37. Add-On Controlled Bus Master Write Transfer Count Register ............................................................ 89
Figure 38. Add-On Controlled Bus Master Read Transfer Count Register ............................................................ 90
Figure 39. Serial Interface Definition of Start and Stop .......................................................................................... 94
Figure 40. Serial Interface Clock/Data Relationship .............................................................................................. 94
相關(guān)PDF資料
PDF描述
S5935TF PCI 5V Bus Master/Target Device 32-bit
S5935 PCI 5V Bus Master/Target Device 32-bit
S5935QF PCI 5V Bus Master/Target Device 32-bit
S5990-01 POSITION SENSITIVE DETECTOR
S5629-01 POSITION SENSITIVE DETECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S593T 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage
S593T_08 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage
S593TR 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage
S593TRW 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage
S5943 制造商:MERKLE-KORFF INDUSTRIES 功能描述:OLD COLMAN P/N: SD13537680