- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374668 > S5935TFC (APPLIEDMICRO INC) PCI Product PDF資料下載
參數(shù)資料
| 型號(hào)： | S5935TFC |
| 廠(chǎng)商： | APPLIEDMICRO INC |
| 元件分類(lèi)： | 總線(xiàn)控制器 |
| 英文描述： | PCI Product |
| 中文描述： | PCI BUS CONTROLLER, PQFP208 |
| 封裝： | TQFP-208 |
| 文件頁(yè)數(shù)： | 111/204頁(yè) |
| 文件大小： | 1897K |
| 代理商： | S5935TFC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)當(dāng)前第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)
S5935 – PCI Product
Revision 1.02 – June 27, 2006
Data Book
AMCC Confidential and Proprietary
DS1527 111
PCI BUS MASTERSHIP
When the S5935 requires PCI bus mastership, it pre-
sents a request via the REQ# signal. This signal is
connected to the system’s PCI bus arbiter.
Only one initiator (bus master) may control the PCI
bus at a given time. The bus arbiter determines which
initiator is given control of the bus. Control is granted
to a requesting device by the arbiter asserting that
device’s grant signal (GNT#). Each REQ#/ GNT# sig-
nal pair is unique to a given PCI agent.
After asserting REQ#, the S5935 assumes bus owner-
ship on the first PCI clock edge where its GNT# input
is asserted along with FRAME# and IRDY# deas-
serted (indicating no other device is generating PCI
bus cycles). Once ownership is established by the
S5935, it maintains ownership as long as the arbiter
keeps its GNT# asserted. If GNT# is deasserted, the
S5935 completes the current transaction.
The S5935 does this by deasserting FRAME# and
then deasserting IRDY# upon data transfer. Figure 13
shows a sequence where the S5935 is granted owner-
ship of the bus and then is preempted by another
master before the S5935 can finish its current
transaction.
Bus Mastership Latency Components
It is often necessary for system designers to predict
and guarantee that a minimum data transfer rate is
sustainable to support a particular application. In the
design of a bus mastering application, knowledge of
the maximum delay a device might encounter from the
time it requests the PCI bus to the time in which it is
actually granted the bus is desirable. This allows the
design to provide adequate data buffering. The PCI
specification refers to this bus request to grant delay
as “arbitration latency.”
Once a PCI initiator has been granted the bus, the PCI
specification defines the delay from the grant to the
new initiator’s assertion of FRAME# as the “bus acqui-
sition latency.” Afterwards, the delay from FRAME#
asserted to target ready (TRDY#) asserted is defined
as “target latency.” Figure 14 shows a time-line depict-
ing the components of PCI bus access latency.
There are numerous configuration variations possible
with the PCI specification. A system designer can
determine whether a bus master can support a critical,
timely transfer by establishing a specific configuration
and by defining these latency values. The S5935, as
an initiator, produces the fastest response allowable
for its bus acquisition latency (GNT# to FRAME#
asserted). The S5935 also implements the PCI Master
Latency Timer. Once granted the bus, the S5935 is
guaranteed ownership for a minimum amount of time
defined by the Master Latency Timer. The S5935, as
an initiator, cannot control the responsiveness of a
particular target nor the bus arbitration delay.
The PCI specification provides two mechanisms to
control the amount of time a master may own the bus.
One mechanism is through the master (master initi-
ated termination). The other is by the target and is
achieved through a target-initiated disconnect.
Bus Arbitration
Although the PCI specification defines the condition
that constitutes bus ownership, it does not provide
rules to be used by the system’s PCI bus arbiter in
deciding which master is to be granted the PCI bus
next. The arbitration priority scheme implemented by a
system may be fixed, rotational, or custom. The arbi-
tration latency is a function of the system, not the
S5935.
Figure 59. PCI Bus Access Latency Components
Bus Access Latency
REQ#
Asserted
GNT#
Asserted
FRAME#
Asserted
TRDY#
Asserted
--Arbitration Latency--
--Bus Acquisition--
Latency
--Target Latency--
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935TF | PCI 5V Bus Master/Target Device 32-bit |
| S5935 | PCI 5V Bus Master/Target Device 32-bit |
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S593T | 制造商:VISHAY 制造商全稱(chēng):Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱(chēng):Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TR | 制造商:VISHAY 制造商全稱(chēng):Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TRW | 制造商:VISHAY 制造商全稱(chēng):Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S5943 | 制造商:MERKLE-KORFF INDUSTRIES 功能描述:OLD COLMAN P/N: SD13537680 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。