- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935TFC (APPLIEDMICRO INC) PCI Product PDF資料下載
參數(shù)資料
| 型號： | S5935TFC |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI Product |
| 中文描述： | PCI BUS CONTROLLER, PQFP208 |
| 封裝： | TQFP-208 |
| 文件頁數(shù)： | 156/204頁 |
| 文件大?。?/td> | 1897K |
| 代理商： | S5935TFC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁當(dāng)前第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁
S5935 – PCI Product
156 DS1527
AMCC Confidential and Proprietary
Revision 1.02 – June 27, 2006
Data Book
Single Cycle Pass-Thru Reads
A single cycle Pass-Thru read operation occurs when
a PCI initiator reads a single value from a Pass-Thru
region. PCI single cycle transfers consists of an
address phase and a one data phase. During the ad-
dress phase of the PCI transfer, the S5935 stores the
PCI address into the Pass-Thru Address Register
(APTA). If the S5935 determines that the address is
within one of its defined Pass-Thru regions, it indicates
to the Add-On that a write to the Pass-Thru Data Reg-
ister (APTD) is required.
Figure 3 shows a single cycle Pass-Thru read access
(Add-On write) using PTADR#. The Add-On reads
data from a source on the Add-On and writes it to the
APTD register.
Pass-Thru Burst Writes
A Pass-Thru burst write operation occurs when a PCI
initiator writes multiple values to a Pass-Thru region. A
PCI burst cycle consists of an address phase and mul-
tiple data phases. During the address phase of the
PCI transfer, the S5935 stores the PCI address into
the Pass-Thru Address Register (APTA). If the S5935
determines that the address is within one of its defined
Pass-Thru regions, it captures the PCI data into the
Pass-Thru Data Register (APTD). After the Add-On
completes each read from the Pass-Thru data register
(asserts PTRDY#), the next data phase is initiated.
Figure 4 shows a 6 data phase Pass-Thru burst write
(Add-On read). In this case, the Add-On asserts
PTADR# and then reads multiple data phases from the
S5935. This works well for Add-On logic which sup-
ports burst cycles. If the Add-On logic does not
support burst accesses, PTADR# may be pulsed
before each data phase. The S5935 automatically
increments the address in the APTA register during
PCI burst cycles. In this example PTRDY# is always
asserted, indicating Add-On logic is capable of accept-
ing data at a rate of one DWORD per clock cycle.
Clock 0:
PCI address information is stored in the S5935 Pass-Thru Address Register. The PCI cycle is recognized as an
access to Pass-Thru region 1. PTATN# is asserted by the S5935 to indicate a Pass-Thru access is occurring.
Clock 1:
Pass-Thru status signals indicate what action is required by Add-On logic. Pass-Thru status outputs are valid
when PTATN# is active and are sampled by the Add-On at the rising edge of clock 1.
PTBURST#
Deasserted. The access has a single data phase. PTNUM[1:0] 01. Indicates the PCI access was
to Pass-Thru region 1.
PTWR
Deasserted. The Pass-Thru access is a read.
PTBE[3:0]#
0h. Indicate the Pass-Thru access is 32-bits.
The PTADR# input is asserted to read the Pass-Thru Address Register. The byte enable, address, and SELECT#
inputs are changed during this clock to select the Pass-Thru Data Register during clock cycle 3.
Clock 2:
This clock is required to avoid contention on the DQ bus. Time must be allowed after PTADR# is deasserted for
the DQ outputs to float before Add-On logic attempts to write to the Pass-Thru Data Register.
Clock 3:
SELECT#, byte enables, and the address inputs remain valid to write the Pass-Thru Data Register at offset 2Ch.
If WR# is asserted at the rising edge of clock 3, data on the DQ bus is latched into APTD.
If PTRDY# is asserted at the rising edge of clock 3, PTATN# is immediately deasserted and the Pass-Thru
access is completed at clock 4.
Clock 4:
If Add-On logic requires more time to write the Pass-Thru data register (slower memory or peripherals), PTRDY#
can be delayed, extending the cycle. PTRDY# asserted at the rising edge of clock 4 causes PTATN# to be imme-
diately deasserted and the Pass-Thru access is completed at clock 5.
Clock 5:
PTATN# and PTBURST# deasserted at the rising edge of clock 5 indicates the Pass-Thru access is complete.
The S5935 can accept new Pass-Thru accesses from the PCI bus at clock 6.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935TF | PCI 5V Bus Master/Target Device 32-bit |
| S5935 | PCI 5V Bus Master/Target Device 32-bit |
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S593T | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TR | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TRW | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S5943 | 制造商:MERKLE-KORFF INDUSTRIES 功能描述:OLD COLMAN P/N: SD13537680 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。