- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935QRC (APPLIEDMICRO INC) PCI Product PDF資料下載
參數(shù)資料
| 型號(hào)： | S5935QRC |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI Product |
| 中文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | GREEN, PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 121/204頁(yè) |
| 文件大?。?/td> | 1897K |
| 代理商： | S5935QRC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)當(dāng)前第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)
S5935 – PCI Product
Revision 1.02 – June 27, 2006
Data Book
AMCC Confidential and Proprietary
DS1527 121
SELECT#, BE[3:0]#, and ADR[6:2]. RD# and WR#
must be deasserted when PTADR# is asserted, but
SELECT# may be asserted. These inputs automati-
cally drive the address (internally) to 28h and assert all
byte enables. The ADR[6:2] and BE[3:0]# are ignored
when using the PTADR# direct access input. When
PTADR# is asserted, the contents of the APTA register
are immediately driven onto the Add-On data bus.
The PTADR# direct access signal accesses the Pass-
Thru address register as 16-bits or 32-bits, whatever
the MODE pin is configured for. For 16-bit mode,
PTADR# only presents the lower 16-bits of the APTA
register.
PTRDY# indicates that the Add-On has completed the
current Pass-Thru access. Multiple Add-On reads or
writes may occur to the Pass-Thru data (APTD) regis-
ter before asserting PTRDY#. This may be required for
8-bit or 16-bit Add-On interfaces using multiple
accesses to the 32-bit Pass-Thru data register. In
some cases, the Add-On bus may be 32-bits, but logic
may require multiple BPCLK periods to read or write
data. In this situation, accesses may be extended by
holding off PTRDY#. PTRDY# must be synchronized
to BPCLK.
NON-VOLATILE MEMORY INTERFACE
The S5935 allows read and write access to the nv
memory device used for configuration. Reads are nec-
essary during device initialization as configuration
information is downloaded into the S5935. If an expan-
sion BIOS is implemented in the nv memory, the host
transfers (shadows) the code into system DRAM.
Writes are useful for in-field updates to expansion
BIOS code. This allows software to update the nv
memory contents without altering hardware.
Non-Volatile Memory Interface Signals
For serial nv memory devices, there are only two sig-
nals used to interface with nv memory. SCL is the
serial clock, and SDA is the serial data line. The func-
tionality of these signals is described in-detail in the
PIN description Section of this book. The designer
does not need to generate the timings for SCL and
SDA. The S5935 automatically performs the correct
serial access when programmed for serial devices.
For byte-wide nv memory devices, there is an 8-bit
data bus (EQ7:0), and a 16-bit address bus (EA15:0)
dedicated for the nv memory interface. When a serial
nv memory is implemented, many of these pins have
alternate functions. The S5935 also has read (ERD#)
and write (EWR#) outputs to drive the OE# and WR#
inputs on a byte-wide nv memory. The designer does
not need to generate the timings for these outputs.
The S5935 automatically performs the read and write
accesses when programmed for byte wide devices.
Accessing Non-Volatile Memory
The nv memory, if implemented, can be accessed
through the PCI interface or the Add-On interface.
Accesses from both the PCI side and the Add-On side
must be synchronous with the PCI clock (BPCLK for
the Add-On). Accesses to the nv memory from the PCI
interface are through the Bus Master Control/Status
Register (MCSR) PCI Operation Register.
Accesses to the nv memory from the Add-On interface
are through the Add-On General Control/Status Regis-
ter (AGCSTS) Add-On Operation Register. Accesses
to the MCSR register are from the PCI bus and are,
therefore, automatically synchronous to the PCI clock.
Accesses to the AGCSTS register from the Add-On
side must be synchronous with respect to BPCLK.
Some nv memories may contain Expansion ROM
BIOS code for use by the host software. During initial-
ization, the Expansion BIOS is located within system
memory. The starting location of the nv memory is
stored in the Expansion ROM Base Address Register
in the S5935 PCI Configuration Registers. A PCI read
from this region results in the S5935 performing four
consecutive byte access to the nv memory device.
Writes to the nv memory are not allowed by writing to
this region. Writes to the nv memory must be per-
formed as described below.
The S5935 contains two latches within the MCSR reg-
ister to control and access the NVRAM. One is an 8 bit
latch called the NVRAM Address/Data Register which
is used to hold NVRAM address and data information.
The other is a 3 bit latch called the NVRAM Access
Control Register which is used to direct the address
and data information and to control the NVRAM itself.
Reading or writing to the NVRAM is performed through
bits D31:29 of this register. These bits are enable and
decode controls rather than a command or instruction
to be executed. D31 of this register is the primary
enable bit which allows all accesses to occur. When
written to a ‘1’, D31 enables the decode bits D30 and
D29 to direct the data contained in the address/data
latch, D23:16, to the low address, high address or data
latches. D31 should be thought of as “opening a door”
where as long as D31 = 1, then the door is open for
address or data information to be altered. The table on
page 5-16 of the S5935 data book shows the D31:29
bit combinations for reading, writing, and loading ad-
dress/data information. Additionally, D31 doubles as
an S5935 status bit. A ‘1’ indicates that the S5935 is
currently busy reading or writing to the NVRAM. A ‘0’
indicates a complete or inactive state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935TFC | PCI Product |
| S5935TF | PCI 5V Bus Master/Target Device 32-bit |
| S5935 | PCI 5V Bus Master/Target Device 32-bit |
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
| S5935TFC | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S593T | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TR | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。