- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98069 > S3C70F2XX-SO 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO32 PDF資料下載
參數(shù)資料
| 型號： | S3C70F2XX-SO |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO32 |
| 封裝： | 0.450 INCH, SOP-32 |
| 文件頁數(shù)： | 172/179頁 |
| 文件大?。?/td> | 1070K |
| 代理商： | S3C70F2XX-SO |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁當前第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
S3C70F2/C70F4/P70F4
INTERRUPTS
7-5
MULTIPLE INTERRUPTS
The interrupt controller can serve multiple interrupts in two ways: as two-level interrupts, where either all interrupt
requests or only those of highest priority are served, or as multi-level interrupts, when the interrupt service
routine for a lower-priority request is accepted during the execution of a higher priority routine.
Two-Level Interrupt Handling
Two-level interrupt handling is the standard method for processing multiple interrupts. When the IS1 and IS0 bits
of the PSW (FB0H.3 and FB0H.2, respectively) are both logic zero, program execution mode is normal and all
interrupt requests are served. See Figure 7-3.
Whenever an interrupt request is accepted, IS1 and IS0 are incremented by one, and the values are stored in the
stack along with the other PSW bits. After the interrupt routine has been served, the modified IS1 and IS0 values
are automatically restored from the stack by an IRET instruction.
IS0 and IS1 can be manipulated directly by 1-bit write instructions, regardless of the current value of the enable
memory bank flag (EMB). Before you can modify an interrupt service flag, however, you must first disable
interrupt processing with a DI instruction.
When you set IS1 to "0" and IS0 to "1", you inhibit all interrupt service routines except for the highest priority in-
terrupt currently defined by the interrupt priority register (IPR).
High Level
Interrupt
Generated
Normal Program
Processing
(Status 0)
Set IPR
INT Enable
INT Disable
High or Low Level
Interrupt Processing
(Status 1)
High Level Interrupt
Processing
(Status 2)
Low or
High Level
Interrupt
Generated
Figure 7-3. Two-Level Interrupt Handling
Multi-Level Interrupt Handling
With multi-level interrupt handling, a lower-priority interrupt request can be executed while a high-priority inter-
rupt is being served. This is done by manipulating the interrupt status flags, IS0 and IS1. See Table 7-2.
When an interrupt is requested during normal program execution, the interrupt status flags IS0 and IS1 are set to
"1" and "0", respectively. This setting allows only highest-priority interrupts to be served. When a high-priority
request is accepted, both interrupt status flags are then cleared to "0" by software so that a request of any priority
level can be served. In this way, the high-priority and low-priority requests will be served in parallel.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3C70F4XX-AV | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP30 |
| S3C72M9XX-QA | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3P72M9-QA | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3C7414XX-AQ | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP42 |
| S3C7414XX-QZ | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3C70F4 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C70F2/C70F4 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C7235 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7238/C7235 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C7238 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7238/C7235 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C7281 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7281 is a SAM48 core-based 4-bit CMOS single-chip microcontroller. It is built around the SAM48 core CPU and contains ROM, RAM. |
| S3C7295 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7295 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrangeable M |
發(fā)布緊急采購，3分鐘左右您將得到回復。