- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2061 (Applied Micro Circuits Corp.) Serial Backplane Transceiver(用于高速串行數(shù)據(jù)傳送的收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S2061 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Serial Backplane Transceiver(用于高速串行數(shù)據(jù)傳送的收發(fā)器) |
| 中文描述： | 串行背板收發(fā)器（用于高速串行數(shù)據(jù)傳送的收發(fā)器） |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 142K |
| 代理商： | S2061 |
3
SERIAL BACKPLANE TRANSCEIVER
S2061
February 2, 1999 / Revision C
S2061 TRANSMITTER DESCRIPTION
The S2061 accepts 8-bit parallel input data, performs
8-bit to 10-bit conversion, and serializes the data for
transmission over copper or fiber optic media. The
transmitter can operate in the range of 1.0 GHz to
1.25 GHz, determined by the TBC frequency.
Data Input
Data is input to the S2061 as an 8-bit LVTTL (5V
tolerant) word. Data is latched into an input register
on the rising edge of the input reference clock. The 8-
bit data is 8B/10B coded, and the resultant 10-bit
word is passed to a shift register where it is con-
verted to serial data.
Parallel/Serial Conversion
The parallel-to-serial converter takes 10-bit wide data
from the 8B/10B converter and converts it into a se-
rial bit stream. Data is clocked into the serial output
shift register at a rate that is synchronous to the clock
synthesis unit serial clock. The shift register is clocked
by the internally generated bit clock (10x the TBC
input frequency).
Transmit Byte Clock
The Transmit Byte Clock (TBC) input must be sup-
plied from a clock source with
≤
100 ppm variation.
The internal serial clock is frequency locked to TBC.
To set transmitter operating rate (in the range of 1.0
GHz to 1.25 GHz), the TBC input frequency must be
selected at 1/10 of the desired operating rate (100
MHz to 125 MHz).
8B/10B Coding
The 8B/10B transmission code includes serial encoding
and decoding rules, special characters and error con-
trol. Information is encoded, 8 bits at a time, into a 10-bit
transmission character. The characters defined by this
code ensure that the short run lengths and enough tran-
sitions are present in the serial bit stream to make clock
recovery possible at the receiver. The encoding also
greatly increases the likelihood of detecting any single
or multiple errors that might occur during the transmis-
sion and reception of data. Refer to reference1 for a
complete description of the transmission code.
The 8B/10B transmission code includes D-characters,
used for data transmission, and K-characters, used
for control or protocol functions. Each D-character
and K-character has a positive and a negative parity
version. The parity of each codeword is selected by
the encoder to control the running disparity of the
data stream.
In addition to the 8-bit data input, there are four con-
trol inputs which are used to produce K characters:
FRAME, TK0, TK1, and KGEN. Table 1 shows char-
acter generation based on input states.
K-character generation is controlled using the KGEN
input. When KGEN is asserted, the data on the paral-
lel input is mapped into the corresponding control
character. The parity of the K-character is selected to
minimize running disparity in the serial data stream.
Table 2 lists the K-characters supported by the S2061
and identifies the mapping of the TX[0:7] bits to each
character. Figure 3 shows functional waveforms of
the S2061.
1. A.X. Widner and P.A. Franaszek, “A Byte-Oriented DC Balanced
(0,4) 8B/10B Transmission Code,” IBM Research Report RC9391,
May 1982.
E
M
A
R
F
1
K
T
0
K
T
N
E
G
K
]
X
T
E
T
A
T
S
1
0
0
0
X
.
e
n
e
g
y
p
s
g
n
n
u
R
5
2
K
0
0
0
1
K
r
e
a
h
u
V
C
n
o
e
u
v
d
e
n
e
g
y
p
s
g
n
n
u
f
r
a
h
.
D
c
K
0
0
1
1
X
.
e
n
e
g
y
p
s
g
n
n
u
f
1
2
K
0
1
0
1
X
.
e
n
e
g
y
p
s
g
n
n
u
f
3
2
K
0
1
1
1
X
.
e
n
e
g
y
p
s
g
n
n
u
f
7
2
K
0
X
X
0
a
D
.
e
n
e
g
r
a
h
c
D
Table 1. Character Generation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2062 | Dual Serial Backplane Transceiver(用于以太網(wǎng)，光纖通道高速串行數(shù)據(jù)傳送的雙收發(fā)器) |
| S2064 | Quad Serial Backplane Device(用于以太網(wǎng)，光纖通道高速串行數(shù)據(jù)傳送的四收發(fā)器) |
| S2065 | Quad Serial Backplane Device with Dual I/O(帶雙傳送接收串行I/O的四收發(fā)器) |
| S2066 | Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器) |
| S2067 | Dual Serial Backplane Transceiver with Dual I/O(帶雙傳送接收串行I/O的雙收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2061F | 制造商:PRX 功能描述:Silicon Controlled Rectifier, 50 Volt, 2.75A, TO-220 |
| S2061Y | 制造商:RCA 功能描述:Silicon Controlled Rectifier, 30 Volt, 2.75A, TO-220 |
| S2062TB | 制造商:AppliedMicro 功能描述:Backplane Transceiver 156-Pin TBGA |
| S2065A | 制造商:AppliedMicro 功能描述:Backplane Transceiver 208-Pin TBGA |
| S2065J | 功能描述:SCR 65A 200V RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流（在 VDRM IDRM 下）:5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流（Ih 最大值）:75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。