- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374645 > S2004 (Applied Micro Circuits Corp.) Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | S2004 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器) |
| 中文描述： | 四串行背板設(shè)備（用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器） |
| 文件頁數(shù)： | 6/38頁 |
| 文件大?。?/td> | 377K |
| 代理商： | S2004 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
6
QUAD SERIAL BACKPLANE DEVICE
S2004
October 10, 2000 / Revision D
Table 1. Input Modes
K
C
O
L
N
A
H
C
E
D
O
M
T
n
o
r
e
p
O
0
0
o
a
d
k
)
c
w
o
k
o
s
d
d
e
s
u
e
b
K
L
C
F
v
c
E
R
e
.
E
o
N
D
(
O
M
K
n
L
n
C
a
h
F
c
E
R
l
L
A
r
M
s
R
O
O
N
F
e
r
.
0
1
s
O
F
o
a
d
k
c
o
w
e
o
d
e
s
d
s
u
x
e
b
K
L
C
r
T
.
v
c
E
D
e
O
o
M
N
(
K
L
C
.
n
T
n
L
a
A
h
c
M
R
l
O
N
r
)
k
1
0
o
e
k
d
e
s
s
d
u
K
L
e
b
C
F
E
r
R
.
E
e
D
R
O
M
K
.
n
L
n
C
a
F
h
E
c
R
.
l
E
D
r
O
s
M
O
K
C
F
O
L
L
E
N
a
d
)
N
k
A
c
H
C
o
v
a
w
v
c
(
o
1
1
o
s
d
d
e
s
u
e
b
A
K
r
L
C
v
c
T
.
e
E
R
D
(
O
M
.
n
A
n
K
a
L
h
C
c
T
.
l
E
D
r
O
s
M
O
K
C
F
O
L
L
E
N
a
d
)
N
k
A
c
H
C
o
v
a
w
e
k
o
1. Note that internal synchronization of FIFOs is performed upon de-assertion of RESET or when the
synchronization pattern is generated (SYNC = 1 DNx = 1).
TRANSMITTER DESCRIPTION
The transmitter section of the S2004 contains a
single PLL which is used to generate the serial rate
transmit clock for all transmitters. Four channels are
provided with a variety of options regarding input
clocking and loopback. The transmitters can operate
in the range of .98 GHz to 1.3 GHz, 10 or 20 times
the reference clock frequency.
Data Input
The S2004 has been designed to simplify the paral-
lel interface data transfer and provides the utmost in
flexibility regarding clocking of parallel data. The
S2004 incorporates a unique FIFO structure on both
the parallel inputs and the parallel outputs which en-
ables the user to provide a “clean” reference source
for the PLL and to accept a separate external clock
which is used exclusively to reliably clock data into
the device. Data can also be clocked in using the
REFCLK.
Data is input to each channel of the S2004 nominally
as a 10 bit wide word. This consists of eight data bits
of user data, KGEN, and DN. An input FIFO and a
clock input, TCLKx, are provided for each channel of
the S2004. The device can operate in two different
modes. In CHANNEL-LOCKED mode all four bytes
of input data are clocked into their respective FIFOs
using a common clock. The S2004 can be config-
ured to use either the TCLKA (TCLK MODE) input or
the REFCLK input (REFCLK MODE). In NORMAL
mode, each byte of data is clocked into its FIFO with
the TCLKx provided with each byte. Table 1 pro-
vides a summary of the input modes for the S2004.
Operation in the TCLK MODE makes it easier for
users to meet the relatively narrow setup and hold
time window required by the parallel 10-bit interface.
The TCLK signal is used to clock the data into an
internal holding register and the S2004 synchronizes
its internal data flow to insure stable operation. How-
ever, regardless of the clock mode, REFCLK is al-
ways the VCO reference clock. This facilitates the
provision of a clean reference clock resulting in mini-
mum jitter on the serial output. The TCLK must be
frequency locked to REFCLK, but may have an arbi-
trary phase relationship. Adjustment of internal tim-
ing of the S2004 is performed during reset. Once
synchronized, the user must insure that the timing of
the TCLK signal does not change by more than
±
3
ns relative to the REFCLK.
Figure 6 demonstrates the flexibility afforded by the
S2004. A low jitter reference is provided directly to
the S2004 at either 1/10 or 1/20 the serial data rate.
This insures minimum jitter in the synthesized clock
used for serial data transmission. A system clock
output at the parallel word rate, TCLKO, is derived
from the PLL and provided to the upstream circuit as
a system clock. The frequency of this output is con-
stant at the parallel word rate, 1/10 the serial data
rate, regardless of whether the reference is provided
at 1/10 or 1/20 the serial data rate. This clock can be
buffered as required without concern about added
delay. There is no phase requirement between
TCLKO and TCLKx, which is provided back to the
S2004, other than that they remain within
±
3ns of
the phase relationship established at reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2009 | 1.6 Gbps Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的1.6 Gbps四串行收發(fā)器) |
| S2012D | SCRs (1 A to 70 A) |
| S2012D | SCRs |
| S2012R | SCRs |
| S2012V | SCRs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S200-4-00 | 功能描述:焊料和屏蔽管 5.97mm Fluoropolymer XPARENT BLUE RoHS:否 制造商:TE Connectivity / Raychem 類型:Shield Terminators 材料:Polyvinylidene Fluoride 內(nèi)徑:5.08 mm 長度:16.5 mm 最低收縮溫度: 系列:S03 |
| S200-4-00CS2904 | 制造商:TE Connectivity 功能描述:Cable Accessories Solder Sleeve |
| S200-4-01 | 制造商:TE Connectivity 功能描述:S200-4-01 |
| S200-4-01-100HN | 制造商:TE Connectivity 功能描述: |
| S200-4-9020 | 制造商:TE Connectivity 功能描述:CJ1042-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。