參數(shù)資料
型號: S2004
廠商: Applied Micro Circuits Corp.
英文描述: Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器)
中文描述: 四串行背板設(shè)備(用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器)
文件頁數(shù): 15/38頁
文件大?。?/td> 377K
代理商: S2004
15
S2004
QUAD SERIAL BACKPLANE DEVICE
October 10, 2000 / Revision D
e
d
o
M
E
D
O
M
C
q
e
r
F
N
/
P
x
C
R
e
d
o
M
k
c
o
C
f
H
0
0
2
O
C
V
e
d
o
M
k
c
o
C
l
F
1
0
1
O
C
V
Table 8. Output Clock Mode (TMODE = 1)
K
C
O
L
_
H
C
E
D
O
M
T
e
c
r
u
o
S
k
c
o
C
t
u
p
n
e
c
r
u
o
S
k
c
o
C
t
u
p
t
u
O
0
0
K
L
C
F
E
R
A
K
L
C
T
0
1
x
K
L
C
T
x
C
R
1
0
K
L
C
F
E
R
A
K
L
C
T
1
1
A
K
L
C
T
A
C
R
Table 8A. S2004 Data Clocking
When TCLKA is the output clock source, REFCLK
and TCLKA must equal the parallel word rate
(CLKSEL = Low). Additionally, the recovered clocks
and the clock input on TCLKA must be frequency
locked in order to avoid overflow/underflow of the
internal FIFOs. The propagation delay between
TCLKA and DOUTx, listed in Table 21, shows that
the phase delay between TCLKA and the RCxP/N
outputs may vary more than a bit time based on
process variation.
The recommended clocking configuration for exter-
nal clocking mode (REFCLK input clocking) is shown
in Figure 10. TCLKA is sourced from TCLKO, which
is frequency locked to the Reference clock input.
REFCLK
TCLKO
SerDes
TCLKA
REF
OSCILLATOR
Controller/MAC
ASIC/FPGA
PLL
Parallel Data
RCxP/N
2
Recovered
Clock
Figure 10. External Receiver Clocking
相關(guān)PDF資料
PDF描述
S2009 1.6 Gbps Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的1.6 Gbps四串行收發(fā)器)
S2012D SCRs (1 A to 70 A)
S2012D SCRs
S2012R SCRs
S2012V SCRs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S200-4-00 功能描述:焊料和屏蔽管 5.97mm Fluoropolymer XPARENT BLUE RoHS:否 制造商:TE Connectivity / Raychem 類型:Shield Terminators 材料:Polyvinylidene Fluoride 內(nèi)徑:5.08 mm 長度:16.5 mm 最低收縮溫度: 系列:S03
S200-4-00CS2904 制造商:TE Connectivity 功能描述:Cable Accessories Solder Sleeve
S200-4-01 制造商:TE Connectivity 功能描述:S200-4-01
S200-4-01-100HN 制造商:TE Connectivity 功能描述:
S200-4-9020 制造商:TE Connectivity 功能描述:CJ1042-000