- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374645 > S2004 (Applied Micro Circuits Corp.) Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S2004 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器) |
| 中文描述： | 四串行背板設備（用于高速串行數(shù)據(jù)傳送的四串行收發(fā)器） |
| 文件頁數(shù)： | 1/38頁 |
| 文件大?。?/td> | 377K |
| 代理商： | S2004 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
1
S2004
S2004
QUAD SERIAL BACKPLANE DEVICE
October 10, 2000 / Revision D
DEVICE
SPECIFICATION
MAC
(ASIC)
S2004
QUAD
GIGABIT
ETHERNET
INTERFACE
MAC
(ASIC)
MAC
(ASIC)
MAC
(ASIC)
TO SERIAL BACKPLANE
S2204
GE INTERFACE
SERIAL BP DRIVER
Figure 1. Typical Quad Gigabit Ethernet Application
FEATURES
Broad operating rate range (.98 - 1.3 GHz)
- 1062 MHz (Fibre Channel)
- 1250 MHz (Gigabit Ethernet) line rates
- 1/2 Rate Operation
Quad Transmitter with phase-locked loop (PLL)
clock synthesis from low speed reference
Quad Receiver PLL provides clock and data
recovery
Internally series terminated TTL outputs
On-chip 8B/10B line encoding and decoding for
four separate parallel 8-bit channels
32-bit parallel TTL interface with internal series
terminated outputs
Low-jitter serial PECL interface
Individual local loopback control
JTAG 1149.1 Boundary scan on low speed I/O
signals
Interfaces with coax, twinax, or fiber optics
Single +3.3V supply, 2.5 W power dissipation
Compact 23mm x 23mm 208 TBGA package
APPLICATIONS
Ethernet Backbones
Workstation
Frame buffer
Switched networks
Data broadcast environments
Proprietary extended backplanes
GENERAL DESCRIPTION
The S2004 facilitates high-speed serial transmission
of data in a variety of applications including Gigabit
Ethernet, Fibre Channel, serial backplanes, and pro-
prietary point to point links. The chip provides four
separate transceivers which can be operated indi-
vidually or locked together for an aggregate data ca-
pacity of >4 Gbps.
Each bi-directional channel provides 8B/10B coding/
decoding, parallel to serial and serial to parallel con-
version, clock generation/recovery, and framing. The
on-chip transmit PLL synthesizes the high-speed
clock from a low-speed reference. The on-chip quad
receive PLL is used for clock recovery and data re-
timing on the four independent data inputs. The
transmitter and receiver each support differential
PECL-compatible I/O for copper or fiber optic com-
ponent interfaces with excellent signal integrity. Lo-
cal loopback mode allows for system diagnostics.
The chip requires a 3.3V power supply and dissi-
pates 2.5 watts.
Figure 1 shows the S2004 and S2204 in a Gigabit
Ethernet application. Figure 2 combines the S2004
with a crosspoint switch to demonstrate a serial
backplane application. Figure 3 is the input/output
diagram. Figures 4 and 5 show the transmit and
receive block diagrams, respectively.
相關PDF資料 |
PDF描述 |
|---|---|
| S2009 | 1.6 Gbps Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的1.6 Gbps四串行收發(fā)器) |
| S2012D | SCRs (1 A to 70 A) |
| S2012D | SCRs |
| S2012R | SCRs |
| S2012V | SCRs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S200-4-00 | 功能描述:焊料和屏蔽管 5.97mm Fluoropolymer XPARENT BLUE RoHS:否 制造商:TE Connectivity / Raychem 類型:Shield Terminators 材料:Polyvinylidene Fluoride 內(nèi)徑:5.08 mm 長度:16.5 mm 最低收縮溫度: 系列:S03 |
| S200-4-00CS2904 | 制造商:TE Connectivity 功能描述:Cable Accessories Solder Sleeve |
| S200-4-01 | 制造商:TE Connectivity 功能描述:S200-4-01 |
| S200-4-01-100HN | 制造商:TE Connectivity 功能描述: |
| S200-4-9020 | 制造商:TE Connectivity 功能描述:CJ1042-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。