- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373275 > RK80530KZ017512 MICROPROCESSOR|32-BIT|CMOS|PGA|370PIN|CERAMIC PDF資料下載
參數(shù)資料
| 型號(hào)： | RK80530KZ017512 |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|PGA|370PIN|CERAMIC |
| 中文描述： | 微處理器| 32位|的CMOS |美巡賽| 370PIN |陶瓷 |
| 文件頁(yè)數(shù)： | 20/86頁(yè) |
| 文件大?。?/td> | 882K |
| 代理商： | RK80530KZ017512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
20
Datasheet
Intel
Pentium
III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
Intel requires that designs utilize VRM 8.5 and not VRM 8.4 specifications to meet the Intel
Pentium
III
processor with 512KB L2 Cache requirements
.
To re-emphasize, VRM 8.5 introduces two new signals [VID25mV and VTT_PWRGD] that is
utilized by the Intel Pentium
III
processor with 512KB L2 Cache and platform. Ignoring and
not connecting these two new pins, as documented in the Platform Design Guidelines, will prevent
the Intel Pentium
III
processor with 512KB L2 Cache from operating at the specified voltage
levels and core frequency.
Figure 6
provides a high-level interconnection schematic. Please refer
to the
VRM 8.5 DC-DC Converter Design Guideline
and the appropriate Platform Design
Guidelines for further detailed information on the voltage identification and bus select
implementation.
Refer to
Figure 14
for VID power-up sequence and timing requirements.
Note: Please refer to the
Intel Pentium
III
Processor with 512KB L2 Cache Dual Processor
Platform Design Guide
for VTT_PWRGD implementation for a Pentium
III
processor with
512KB L2 Cache platform.
Figure 6. V
TT
Power Good and Bus Select Interconnect Diagram
VRM 8.5
Voltage Regulator
Pentium III
processor with
512KB L2 Cache
Clock
Driver
Vtt
VTT_PWRGD
(output)
VTT_PWRGD
(input)
Vtt
1k
Vtt
VID[3:0,25mV]
Vcc_core
Vcc_core
BSEL [1:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RK80532PC041512 | Microprocessor |
| RK9410 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| RKC-SERIES | Interface IC |
| RKCB-SERIES | Interface IC |
| RKCR-SERIES | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RK80530KZ017512S L5XL | 制造商:Intel 功能描述:32BIT MPU 80530KZ017512 1.40G |
| RK80530KZ017512S L6BY | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor-S 64-Bit 0.13um 1.4GHz 370-Pin FCPGA2 |
| RK80530PZ001256 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor |
| RK80530PZ006256 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor |
| RK80530PZ009256 | 制造商:Rochester Electronics LLC 功能描述:PIII 1.2G 256 ON DIE CACHE FC-PGA2 - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。