- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄230917 > RD-19240FG-A00 (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP52 PDF資料下載
參數(shù)資料
| 型號(hào)： | RD-19240FG-A00 |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP52 |
| 封裝： | 10 X 10 MM, ROHS COMPLIANT, PLASTIC, MQFP-52 |
| 文件頁(yè)數(shù)： | 16/19頁(yè) |
| 文件大?。?/td> | 432K |
| 代理商： | RD-19240FG-A00 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
6
Data Device Corporation
www.ddc-web.com
RD-19240
F-02/09-0
2) The converter has two internal ground planes, which reduce
noise to the analog input due to digital ground currents. The
resolver inputs and velocity output are referenced to AGND.
The digital outputs and inputs are referenced to GND. The
AGND and GND pins must be tied together as close to the
converter package as possible. Not shorting these pins
together as close to the converter package as possible may
cause unstable converter results.
3) To setup the bandwidth and velocity scaling for optimized
application dynamics, use DDC’s “External Components
Calculation Software” available at www.ddc-web.com.
4) Selecting a fBW that is too low relative to the maximum appli-
cation tracking rate can create a spin-around condition in
which the converter never settles. The relationships to insure
against spin-around are shown in TABLE 2.
5) To ensure low noise performance when using the ±5 V power
supplies, it is recommended that a 0.1F or larger capacitor be
connected from each supply to ground near the converter pack-
age. When using a +5 V and -5 V supply to power the convert-
er, pins VSSP, NCAP, PCAP, and VDDP must be no connection.
Connect both VDD pins to +5 VDC, and both VSS pins to -5 VDC.
6) When using the built-in -5 V inverter (connect as shown in
FIGURE 5) the current drain from the +5 V supply doubles. No
external -5 V supply is needed. The power supply 47f caps
shown may be substituted with 10f caps if the P/S lines are
clean (min noise). Connect both VDD pins, along with the VDDP
pin, to +5VDC. Connect both VSS pins to VSSP.
When using the built-in -5 V inverter, the maximum tracking rate
should be scaled for a velocity output of 3.5 V max. Refer to the
following equation to determine the tracking rate required by
DDC’s “External Components Calculation Software” used in
Step 3:
FIGURE 5. -5V BUILT-IN INVERTER
TABLE 3. MAX TRACKING RATE (MIN) IN RPS
RC & RSET*
(
Ω
Ω)
RS & RCLK*
(
Ω
Ω)
RESOLUTION
10
12
14
30k** or open
30k
1152
288
72
23k
20k
1200
432
108
23k
15k
1200
576
108
* RC “Rcurrent” = RSET
RS “Rsample” = RCLK
** The use of a high quality thin-film resistor will provide better temperature
stability than leaving open.
***
10
15k
20k
23k
10
30k
23k
7
10
30k
30k** or open
14
12
10
RESOLUTION
RS & RCLK*
(
Ω
Ω)
RC & RSET*
(
Ω
Ω)
TABLE 4. CARRIER FREQUENCY (MAX) IN KHZ
* RC “Rcurrent” = RSET
RS “Rsample” = RCLK
** The use of a high quality thin-film resistor will provide better temperature
stability than leaving open.
*** Not recommended.
+
10
F/10V
VDD
PCAP
+5V
NCAP
GND
AGND
VSSP
RD-19240
47
F/10V
VDD
VDDP
VSS*
VSS
+
47
F
TABLE 2. TRACKING/BW RELATIONSHIP
RPS (MAX)/BW
RESOLUTION
1
10
0.50
12
0.25
14
Note: When using the highest BW and Tracking Rates, use of the -5 V inverter is
not recommended.
HIGHER TRACKING RATES AND
CARRIER FREQUENCIES
Maximum tracking rate is limited by the velocity voltage saturation
(nominally 4 V) and the maximum internal clock rate (nominally
1,333,333 Hz for R CLK = 30k). To achieve higher tracking rates, a
higher internal counting rate must be programmed by setting RCLK
to a value less than 30k. See TABLE 3 for the appropriate values.
Select freq/resolution from TABLE 4 then reference TABLE 3 for
max tracking rate. The Rv resistor and an internal 50pF capaci-
tor are configured as an integrating circuit that resets to zero
after a count occurs in either direction. This circuit acts as a VCO
with velocity as its input and CB as its output. The Rv resistor and
an internal 50pF capacitor determine the maximum rate of the
VCO. Rv must be chosen such that the maximum rate of the
VCO is less than the maximum internal clock rate. Choose the
tracking rate in accordance with TABLE 3 to insure this relation-
ship. The rates shown in TABLE 3 are based on ~90% of the
nominal internal clock rate.
The relationship between the velocity voltage and the VCO rate
is given by:
Velocity Voltage
VCO Frequency
1
(Rv x 50 pF x 1.25)
=
TR (required) x (4.0) = Tracking rate used in calculation
(3.5)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RD-14597F1-514K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| RD-14597F1-554W | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| RD-14597F1-572Z | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| RD-14597F1-592K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| RD-14597F1-594Y | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RD1-9320 | 制造商:STMicroelectronics 功能描述:MPU DEMO-BOARD |
| RD1950MPXM2010GS | 制造商:Freescale Semiconductor 功能描述:WATER LEVEL REFERENCE DESIGN - Bulk |
| RD1986MMA2260D | 功能描述:加速傳感器開(kāi)發(fā)工具 TRIAX REF DSGN 3-AXIS FOR MMA2260D RoHS:否 制造商:Murata 工具用于評(píng)估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V |
| RD1986MMA6260Q | 功能描述:加速傳感器開(kāi)發(fā)工具 TRIAX REF DSGN 3-AXIS FOR NMA6260Q RoHS:否 制造商:Murata 工具用于評(píng)估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V |
| RD1A-12S | 制造商:World Products 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。