
R01UH0218EJ0110 Rev.1.10
Page 154 of 664
Sep 12, 2011
R32C/142 Group and R32C/145 Group
10. Interrupts
Figure 10.5 Interrupt Control Register (2/2)
Bits ILVL2 to ILVL0
The interrupt request level is selected by setting bits ILVL2 to ILVL0. The higher the level is, the higher
interrupt priority is.
When an interrupt request is generated, its request level is compared to the IPL. The interrupt is
accepted only when the interrupt request level is higher than the IPL. When bits ILVL2 to ILVL0 are set
to 000b, the interrupt is disabled.
IR bit
The IR bit becomes 1 (interrupt requested) when an interrupt request is generated; this bit setting is
retained until the interrupt request is accepted. When the request is accepted and a jump to the
corresponding interrupt vector takes place, the IR bit becomes 0 (no interrupt requested).
The IR bit can be set to 0 by a program. This bit should not be set to 1.
Interrupt Control Register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
INT0IC to INT2IC
INT3IC to INT5IC
Address
009Eh, 007Eh, 009Ch
007Ch, 009Ah, 007Ah
Reset Value
XX00 X000b
Bit Symbol
Bit Name
Function
RW
—
RW
Notes:
1. This bit can only be set to 0 (do not set it to 1).
2. This bit should be set to 0 (the falling edge) to set the corresponding bit in the IFSR0 register to 1 (both
edges).
3. To select the level sensitive, the corresponding bit in the IFSR0 register should be set to 0 (one edge).
Interrupt Request Flag
RW
Interrupt Request Level
Select Bit
RW
b2 b1 b0
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
0: No interrupt requested
1: Interrupt requested (1)
RW
Level/Edge Sensitive
Select Bit
RW
0: Edge sensitive
1: Level sensitive (3)
Polarity Select Bit
RW
0: Select the falling edge or a low
1: Select the rising edge or a high (2)
—
(b7-b6)
LVS
ILVL0
ILVL2
ILVL1
IR
POL
No registers bits; should be written with 0 and read as undefined
value