
R01UH0218EJ0110 Rev.1.10
Page 190 of 664
Sep 12, 2011
R32C/142 Group and R32C/145 Group
13. DMAC II
13.1.1
Registers RIPL1 and RIPL2
When the DMAII bit in registers RIPL1 and RIPL2 is set to 1 (DMA II transfer selected) and the FSIT bit
is set to 0 (normal interrupt selected), DMAC II is activated by an interrupt request from any peripheral
function with bits ILVL2 to ILVL0 in the corresponding interrupt control register set to 111b (level 7).
Figure 13.1 Registers RIPL1 and RIPL2
Wake-up IPL Setting Register i (i = 1, 2) (1)
Symbol
RIPL1, RIPL2
Address
4407Fh, 4407Dh
Reset Value
XX0X 0000b
b7 b6 b5 b4
b1
b2
b3
b0
Function
Bit Symbol
Bit Name
RW
Interrupt Priority Level for
Wake-up Select Bit (2)
b2 b1 b0
000 : Level 0
001 : Level 1
010 : Level 2
011 : Level 3
100 : Level 4
101 : Level 5
110 : Level 6
111 : Level 7
RW
0: Use interrupt request level 7 for
normal interrupt
1: Use interrupt request level 7 for
fast interrupt (4)
Fast Interrupt Select Bit (3)
—
RW
0: Use interrupt request level 7 for
interrupt
1: Use interrupt request level 7 for
DMA II transfer (4)
DMA II Select Bit (5)
—
Notes:
1. Registers RIPL1 and RIPL2 should be set with the same values.
2. The MCU exits wait mode or stop mode if the request level of the requested interrupt is higher than the level
selected using bits RLVL2 to RLVL0. These bits should be set to the same value as the IPL in the flag
register (FLG).
3. When the FSIT bit is set to 1, an interrupt with interrupt request level 7 becomes the fast interrupt. In this
case, set the interrupt request level to level 7 with only one interrupt.
4. Either the FSIT or DMAII bit should be set to 1. The fast interrupt and DMAC II cannot be used
simultaneously.
5. Bits ILVL2 to ILVL0 in the interrupt control register should be set after the DMAII bit is set. DMA II transfer is
not affected by the I flag or IPL.
No register bits; should be written with 0 and read as undefined
value
No register bit; should be written with 0 and read as undefined
value
RLVL0
RLVL1
RLVL2
FSIT
—
(b4)
DMAII
—
(b7-b6)