<thead id="o11ge"><strike id="o11ge"><i id="o11ge"></i></strike></thead>
參數(shù)資料
型號: R5F3650NNFB
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 0.50 MM PITCH, LQFP-100
文件頁數(shù): 74/81頁
文件大小: 879K
代理商: R5F3650NNFB
92
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
non-PWM modes refer to Table 14-2 on page 98. For fast PWM mode, refer to Table 14-3 on
page 98, and for phase correct PWM refer to Table 14-4 on page 98.
A change of the COM0x1:0 bits state will have effect at the first compare match after the bits are
written. For non-PWM modes, the action can be forced to have immediate effect by using the
FOC0x strobe bits.
14.6
Modes of Operation
The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is
defined by the combination of the Waveform Generation mode (WGM02:0) and Compare Output
mode (COM0x1:0) bits. The Compare Output mode bits do not affect the counting sequence,
while the Waveform Generation mode bits do. The COM0x1:0 bits control whether the PWM out-
put generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes
the COM0x1:0 bits control whether the output should be set, cleared, or toggled at a compare
For detailed timing information refer to “Timer/Counter Timing Diagrams” on page 96.
14.6.1
Normal Mode
The simplest mode of operation is the Normal mode (WGM02:0 = 0). In this mode the counting
direction is always up (incrementing), and no counter clear is performed. The counter simply
overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bot-
tom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV0) will be set in the same
timer clock cycle as the TCNT0 becomes zero. The TOV0 Flag in this case behaves like a ninth
bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt
that automatically clears the TOV0 Flag, the timer resolution can be increased by software.
There are no special cases to consider in the Normal mode, a new counter value can be written
anytime.
The Output Compare unit can be used to generate interrupts at some given time. Using the Out-
put Compare to generate waveforms in Normal mode is not recommended, since this will
occupy too much of the CPU time.
14.6.2
Clear Timer on Compare Match (CTC) Mode
In Clear Timer on Compare or CTC mode (WGM02:0 = 2), the OCR0A Register is used to
manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter
value (TCNT0) matches the OCR0A. The OCR0A defines the top value for the counter, hence
also its resolution. This mode allows greater control of the compare match output frequency. It
also simplifies the operation of counting external events.
The timing diagram for the CTC mode is shown in Figure 14-5. The counter value (TCNT0)
increases until a compare match occurs between TCNT0 and OCR0A, and then counter
(TCNT0) is cleared.
相關(guān)PDF資料
PDF描述
R5F36B3ENNP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQCC64
R5F36CAKNFA 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36CAKNFB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36CA6DFA 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36CA6DFB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F3650RDFA 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
R5F3650RDFB 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
R5F3650RNFA 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
R5F3650RNFB 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:This MCU consumes low power, and supports operating modes
R5F3650TDFA 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU