參數(shù)資料
型號(hào)： R5F3650NNFB
元件分類(lèi)： 微控制器/微處理器
英文描述： MICROCONTROLLER, PQFP100
封裝： 14 X 14 MM, 0.50 MM PITCH, LQFP-100
文件頁(yè)數(shù)： 34/81頁(yè)
文件大小： 879K
代理商： R5F3650NNFB
52
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
9.2
Watchdog Timer
AT90PWM2/2B/3/3B has an Enhanced Watchdog Timer (WDT). The main features are:
Clocked from separate On-chip Oscillator
3 Operating modes
– Interrupt
– System Reset
– Interrupt and System Reset
Selectable Time-out period from 16ms to 8s
Possible Hardware fuse Watchdog always on (WDTON) for fail-safe mode
Figure 9-7.
Watchdog Timer
The Watchdog Timer (WDT) is a timer counting cycles of a separate on-chip 128 kHz oscillator.
The WDT gives an interrupt or a system reset when the counter reaches a given time-out value.
In normal operation mode, it is required that the system uses the WDR - Watchdog Timer Reset
- instruction to restart the counter before the time-out value is reached. If the system doesn't
restart the counter, an interrupt or system reset will be issued.
In Interrupt mode, the WDT gives an interrupt when the timer expires. This interrupt can be used
to wake the device from sleep-modes, and also as a general system timer. One example is to
limit the maximum time allowed for certain operations, giving an interrupt when the operation
has run longer than expected. In System Reset mode, the WDT gives a reset when the timer
expires. This is typically used to prevent system hang-up in case of runaway code. The third
mode, Interrupt and System Reset mode, combines the other two modes by first giving an inter-
rupt and then switch to System Reset mode. This mode will for instance allow a safe shutdown
by saving critical parameters before a system reset.
The “Watchdog Timer Always On” (WDTON) fuse, if programmed, will force the Watchdog Timer
to System Reset mode. With the fuse programmed the System Reset mode bit (WDE) and Inter-
rupt mode bit (WDIE) are locked to 1 and 0 respectively. To further ensure program security,
alterations to the Watchdog set-up must follow timed sequences. The sequence for clearing
WDE and changing time-out configuration is as follows:
1.
In the same operation, write a logic one to the Watchdog change enable bit (WDCE) and
WDE. A logic one must be written to WDE regardless of the previous value of the WDE
bit.
2.
Within the next four clock cycles, write the WDE and Watchdog prescaler bits (WDP) as
desired, but with the WDCE bit cleared. This must be done in one operation.
128 KHz
OSCILLATOR
MCU RESET
INTERRUPT
WDIE
WDIF
OSC/2K
OSC/4K
OSC/8K
WDP3
相關(guān)PDF資料
PDF描述
R5F36B3ENNP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQCC64
R5F36CAKNFA 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36CAKNFB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36CA6DFA 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36CA6DFB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F3650RDFA 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:RENESAS MCU
R5F3650RDFB 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:RENESAS MCU
R5F3650RNFA 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:RENESAS MCU
R5F3650RNFB 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:This MCU consumes low power, and supports operating modes
R5F3650TDFA 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:RENESAS MCU
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*