參數(shù)資料
型號： R5F363A6NFA
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
封裝： 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù)： 114/115頁
文件大?。?/td> 2363K
代理商： R5F363A6NFA
REJ03B0271-0100 Rev.1.00 Sep 15, 2009
Page 98 of 113
M16C/63 Group
5. Electrical Characteristics
VCC1 = VCC2 = 3 V
Switching Characteristics
(VCC1 = VCC2 = 3 V, VSS = 0 V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)
5.3.4.3
In 2 or 3 Waits Setting, and When Accessing External Area and Using
Multiplexed Bus
Notes:
1.
Calculated according to the BCLK frequency as follows:
2.
Calculated according to the BCLK frequency as follows:
n is 2 for 2 waits setting, 3 for 3 waits setting.
3.
Calculated according to the BCLK frequency as follows:
4.
Calculated according to the BCLK frequency as follows:
5.
When using multiplexed bus, set f(BCLK) 12.5 MHz or less.
Table 5.58
Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When
Accessing External Area and Using Multiplexed Bus) (5)
Symbol
Parameter
Measuring
Condition
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address output delay time
See
50
ns
th(BCLK-AD)
Address output hold time (in relation to BCLK)
0ns
th(RD-AD)
Address output hold time (in relation to RD)
ns
th(WR-AD)
Address output hold time (in relation to WR)
ns
td(BCLK-CS)
Chip select output delay time
50
ns
th(BCLK-CS)
Chip select output hold time (in relation to BCLK)
0ns
th(RD-CS)
Chip select output hold time (in relation to RD)
ns
th(WR-CS)
Chip select output hold time (in relation to WR)
ns
td(BCLK-RD)
RD signal output delay time
40
ns
th(BCLK-RD)
RD signal output hold time
0ns
td(BCLK-WR)
WR signal output delay time
40
ns
th(BCLK-WR)
WR signal output hold time
0ns
td(BCLK-DB)
Data output delay time (in relation to BCLK)
50
ns
th(BCLK-DB)
Data output hold time (in relation to BCLK)
0ns
td(DB-WR)
Data output delay time (in relation to WR)
ns
th(WR-DB)
Data output hold time (in relation to WR)
ns
td(BCLK-HLDA)
HLDA output delay time
40
ns
td(BCLK-ALE)
ALE signal output delay time (in relation to BCLK)
25
ns
th(BCLK-ALE)
ALE signal output hold time (in relation to BCLK)
4ns
td(AD-ALE)
ALE signal output delay time (in relation to Address)
ns
th(AD-ALE)
ALE signal output hold time (in relation to Address)
ns
td(AD-RD)
RD signal output delay from the end of address
0ns
td(AD-WR)
WR signal output delay from the end of address
0ns
tdz(RD-AD)
Address output floating start time
8ns
0.5
10
9
×
f
BCLK
()
----------------------10 ns
[]
–
n
0.5
–
() 10
9
×
f
BCLK
()
------------------------------------50 ns
[]
–
0.5
10
9
×
f
BCLK
()
----------------------40 ns
[]
–
0.5
10
9
×
f
BCLK
()
----------------------15 ns
[]
–
相關PDF資料
PDF描述
R5F363A6NFB 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
RTC-6583 REAL TIME CLOCK, PDSO24
R5F61644N50FPV 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F3650EDFA MICROCONTROLLER, PQFP100
R5F3650EDFB MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
R5F363A6NFA_11 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:This MCU consumes low power, and supports operating modes
R5F363A6NFB 制造商:Renesas Electronics Corporation 功能描述:
R5F363A6NFB#U0 制造商:Renesas Electronics Corporation 功能描述:
R5F363A6NLG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:This MCU consumes low power, and supports operating modes
R5F363AEDFA 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*