- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69312 > R5F2L387CDFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | R5F2L387CDFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 42/74頁 |
| 文件大?。?/td> | 959K |
| 代理商： | R5F2L387CDFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
48
2588F–AVR–06/2013
ATtiny261/461/861
the next time-out will generate a reset. To avoid the Watchdog Reset, WDIE must be set after
each interrupt.
Bit 4 – WDCE: Watchdog Change Enable
This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not
be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the
description of the WDE bit for a Watchdog disable procedure. This bit must also be set when
changing the prescaler bits. See “Timed Sequences for Changing the Configuration of the
Bit 3 – WDE: Watchdog Enable
When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written
to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit
has logic level one. To disable an enabled Watchdog Timer, the following procedure must be
followed:
1.
In the same operation, write a logic one to WDCE and WDE. A logic one must be writ-
ten to WDE even though it is set to one before the disable operation starts.
2.
Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.
In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithm
described above. See “Timed Sequences for Changing the Configuration of the Watchdog
In safety level 1, WDE is overridden by WDRF in MCUSR. See “MCUSR – MCU Status Regis-
ter” on page 47 for description of WDRF. This means that WDE is always set when WDRF is set.
To clear WDE, WDRF must be cleared before disabling the Watchdog with the procedure
described above. This feature ensures multiple resets during conditions causing failure, and a
safe start-up after the failure.
Note:
If the watchdog timer is not going to be used in the application, it is important to go through a
watchdog disable procedure in the initialization of the device. If the Watchdog is accidentally
enabled, for example by a runaway pointer or brown-out condition, the device will be reset, which
in turn will lead to a new watchdog reset. To avoid this situation, the application software should
always clear the WDRF flag and the WDE control bit in the initialization routine.
Table 8-2.
Watchdog Timer Configuration
WDE
WDIE
Watchdog Timer State
Action on Time-out
0
Stopped
None
0
1
Running
Interrupt
1
0
Running
Reset
1
Running
Interrupt
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R5F2L387CNFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| R5F2L368CDFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64 |
| R5F2L3AACDFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L3ACCDFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L38CCNFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R5F2L387CNFA#V0 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH |
| R5F2L387CNFP#30 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L38C FL-48K, PLQP0080KB-A - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 80LQFP |
| R5F2L387MDFA#V0 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH |
| R5F2L387MNFA#V0 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L38M 48+4/6 80LQFP 14X14 -20 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 80LQFP |
| R5F2L387MNFP#30 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 80LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。